

Data sheet acquired from Harris Semiconductor SCHS177B

November 1997 - Revised May 2003

# High-Speed CMOS Logic Digital Phase-Locked Loop


#### Features

- Digital Design Avoids Analog Compensation Errors
- Easily Cascadable for Higher Order Loops
- Useful Frequency Range

  - I/D-Clock . . . . . . . . . . DC to 35MHz (Typ)
- Dvnamically Variable Bandwidth
- Very Narrow Bandwidth Attainable
- Power-On Reset
- Output Capability
  - Standard..... XORPD<sub>OUT</sub>, ECPD<sub>OUT</sub>
- Fanout (Over Temperature Range)
  - Standard Outputs . . . . . . . . . . . . . . . . . . 10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- · 'HC297 Types
  - Operation Voltage . . . . . . . . . . . . . . . . 2 to 6V
  - High Noise Immunity N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at 5V
- CD74HCT297 Types
  - Operation Voltage . . . . . . . . . . . . . . . . . . 4.5 to 5.5V
  - Direct LSTTL Input Logic Compatibility  $V_{IL} = 0.8V$  (Max),  $V_{IH} = 2V$  (Min)
  - CMOS Input Compatibility I<sub>I</sub>  $\leq$  1 $\mu\text{A}$  at V<sub>OL</sub>, V<sub>OH</sub>

#### **Pinout**

CD54HC297 (CERDIP) CD74HC297, CD74HCT29 (PDIP) TOP VIEW



#### Description

The 'HC297 and CD74HCT297 are high-speed silicon gate CMOS devices that are pin-compatible with low power Schottky TTL (LSTTL).

These devices are designed to provide a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. They contain all the necessary circuits, with the exception of the divide-by-N counter, to build first-order phase-locked-loops.

Both EXCLUSIVE-OR (XORPD) and edge-controlled phase detectors (ECPD) are provided for maximum flexibility. The input signals for the EXCLUSIVE-OR phase detector must have a 50% duty factor to obtain the maximum lock-range.

Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation (see Figure 2) or to cascade to higher order phase-locked-loops.

The length of the up/down K-counter is digitally programmable according to the K-counter function table. With A, B, C and D all LOW, the K-counter is disabled. With A HIGH and B, C and D LOW, the K-counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C and D are all programmed HIGH, the K-counter becomes seventeen stages long, which narrows the bandwidth or capture range and lengthens the lock time. Real-time control of loop bandwidth by manipulating the A to D inputs can maximize the overall performance of the digital phase-locked-loop.

The 'HC297 and CD74HCT297 can perform the classic first order phase-locked-loop function without using analog components. The accuracy of the digital phase-locked-loop (DPLL) is not affected by  $\rm V_{CC}$  and temperature variations but depends solely on accuracies of the K-clock and loop propagation delays.

#### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC297F3A	-55 to 125	16 Ld CERDIP
CD74HC297E	-55 to 125	16 Ld PDIP
CD74HCT297E	-55 to 125	16 Ld PDIP

The phase detector generates an error signal waveform that, at zero phase error, is a 50% duty factor square wave. At the limits of linear operation, the phase detector output will be either HIGH or LOW all of the time depending on the direction of the phase error ( $\phi$ IN -  $\phi$ OUT). Within these limits the phase detector output varies linearly with the input phase error according to the gain  $K_d$ , which is expressed in terms of phase detector output per cycle or phase error. The phase detector output can be defined to vary between  $\pm 1$  according to the relation:

phase detector output = 
$$\frac{\text{%HIGH - %LOW}}{100}$$

The output of the phase detector will be  $K_d\phi_e$ , where the phase error  $\phi_e=\phi IN$  -  $\phi OUT$ .

EXCLUSIVE-OR phase detectors (XORPD) and edge-controlled phase detectors (ECPD) are commonly used digital types. The ECPD is more complex than the XORPD logic function but can be described generally as a circuit that changes states on one of the transitions of its inputs. The gain ( $K_d$ ) for an XORPD is 4 because its output remains HIGH (XORPDOLIT = 1) for a phase error of one quarter cycle.

Similarly,  $K_d$  for the ECPD is 2 since its output remains HIGH for a phase error of one half cycle. The type of phase detector will determine the zero-phase-error point, i.e., the phase separation of the phase detector inputs for a  $\phi e$  defined to be zero. For the basic DPLL system of Figure 3,  $\phi e = 0$  when the phase detector output is a square wave.

The XORPD inputs are one quarter cycle out-of-phase for zero phase error. For the ECPD,  $\phi e=0$  when the inputs are one half cycle out of phase.

The phase detector output controls the up/down input to the K-counter. The counter is clocked by input frequency  $\text{Mf}_{\text{C}}$  which is a multiple M of the loop center frequency  $\text{f}_{\text{C}}.$  When the K-counter recycles up, it generates a carry pulse. Recycling while counting down generates a borrow pulse. If the carry and the borrow outputs are conceptually combined into one output that is positive for a carry and negative for a borrow, and if the K-counter is considered as a frequency divider with the ratio  $\text{Mf}_{\text{C}}/\text{K},$  the output of the K-counter will equal the input frequency multiplied by the division ratio. Thus the output from the K-counter is  $(\text{K}_{\text{d}}\phi_{\text{e}}\text{Mf}_{\text{c}})/\text{K}.$ 


The carry and borrow pulses go to the increment/decrement (I/D) circuit which, in the absence of any carry or borrow pulses has an output that is one half of the input clock (I/D<sub>CP</sub>). The input clock is just a multiple, 2N, of the loop center frequency. In response to a carry of borrow pulse, the I/D circuit will either add or delete a pulse at I/D<sub>OUT</sub>. Thus the output of the I/D circuit will be Nf<sub>C</sub> + (K<sub>d</sub> $\phi_e$ Mf<sub>C</sub>)/2K.

The output of the N-counter (or the output of the phase-locked-loop) is thus:  $f_O = f_C + (K_d \phi_e M f_C)/2KN$ .

If this result is compared to the equation for a first-order analog phase-locked-loop, the digital equivalent of the gain of the VCO is just  $Mf_{\rm C}/2KN$  or  $f_{\rm C}/K$  for M=2N.

Thus, the simple first-order phase-locked-loop with an adjustable K-counter is the equivalent of an analog phase-lockedloop with a programmable VCO gain.

#### Functional Diagram



### FUNCTION TABLE EXCLUSIVE-OR PHASE DETECTOR

φ <b>Α</b> <sub>1</sub>	φВ	XORPD OUT
L	L	L
L	Н	Н
Н	2_ L	Н
H 4.	B /™ H	L

## FUNCTION TABLE EDGE-CONTROLLED PHASE DETECTOR

φ <b>A</b> <sub>2</sub>	φВ	ECPD OUT				
H or L	$\downarrow$	Н				
<b>1</b>	H or L	L				
H or L	$\uparrow$	No Change				
<b>↑</b>	H or L	No Change				

H = Steady-State High Level, L = Steady-State Low Level,  $\uparrow$  = LOW to HIGH  $\phi$  Transition,  $\downarrow$  = HIGH to LOW  $\phi$  Transition

## K-COUNTER FUNCTION TABLE (DIGITAL CONTROL)

D	С	В	Α	MODULO (K)
L	L	L	L	Inhibited
L	L	L	Н	2 <sup>3</sup>
L	L	Н	L	2 <sup>4</sup>
L	L	Н	Н	2 <sup>5</sup>
L	Н	L	L	2 <sup>6</sup>
L	Н	L	Н	2 <sup>7</sup>
L	Н	Н	L	2 <sup>8</sup>
L	Н	Н	Н	2 <sup>9</sup>
Н	L	L	L	2 <sup>10</sup>
Н	L	L	Н	2 <sup>11</sup>
Н	L	Н	L	2 <sup>12</sup>
Н	L	Н	Н	2 <sup>13</sup>
Н	Н	L	L	2 <sup>14</sup>
Н	Н	L	Н	2 <sup>15</sup>
Н	Н	Н	L	2 <sup>16</sup>
Н	Н	Н	Н	2 <sup>17</sup>

#### **Absolute Maximum Ratings** DC Supply Voltage, V<sub>CC</sub> . . . . . -0.5V to 7V

#### DC Input Diode Current, I<sub>IK</sub> DC Output Diode Current, I<sub>OK</sub> DC Drain Current, per Output, IO DC Output Source or Sink Current per Output Pin, IO

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
E (PDIP) Package	67
Maximum Junction Temperature	150 <sup>o</sup> C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C

#### **Operating Conditions**

Temperature Range, $T_A$ 55°C to 125°C Supply Voltage Range, $V_{CC}$
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

The package thermal impedance is calculated in accordance with JESD 51-7.

C Electrical Specifications.

#### **DC Electrical Specifications**

			ST ITIONS	), /		25°C		-40°C T	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		1										
High Level Input	VIH		-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	=	1.35	-	1.35	V
				6	-	-	1.8	=	1.8	-	1.8	V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output Voltage	1		-6 (Note 2)	4.5	3.98	-	-	3.84	-	3.7	-	V
TTL Loads			-7.8 (Note 2)	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads		V <sub>IL</sub>	0.02	4.5	-	-	0.1	=	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4 (Note 2)	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2 (Note 2)	6	-	-	0.26	-	0.33	-	0.4	V

#### DC Electrical Specifications (Continued)

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μА
HCT TYPES	•	•		•				•		•	•	•
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	· 3x	0.1	C	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	1-3	C	0.26		0.33	-	0.4	V
Input Leakage Current	lį	V <sub>CC</sub> to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 2)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

#### NOTE:

#### **HCT Input Loading Table**

INPUT	UNIT LOADS
EN <sub>CTR</sub> , D/Ū	0.3
A, B, C, D, K <sub>CP</sub> , φA <sub>2</sub>	0.6
I/D <sub>CP</sub> , φA <sub>1</sub> , φB	1.5

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g., 360 $\mu$ A max at 25 $^{o}$ C.

<sup>2.</sup> For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

#### **Prerequisite For Switching Function**


			25	°C	-40°C T	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	•			•	•				-
Maximum Clock Frequency	f <sub>MAX</sub>	2	6	-	5	-	4	-	MHz
K <sub>CP</sub>		4.5	30	-	24	-	20	-	MHz
		6	35	-	28	-	24	-	MHz
Maximum Clock Frequency	f <sub>MAX</sub>	2	4	-	3	-	2	-	MHz
I/D <sub>CP</sub>		4.5	20	-	16	-	13	-	MHz
		6	24	-	19	-	15	-	MHz
Clock Pulse Width	t <sub>w</sub>	2	80	-	100	-	120	-	ns
K <sub>CP</sub>		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
Clock Pulse Width	t <sub>W</sub>	2	125	-	155	-	190	-	ns
I/D <sub>CP</sub>		4.5	25	-	31	-	38	-	ns
		6	21	-	26	<b>%</b> -	32	-	ns
Set-up Time	t <sub>SU</sub>	2	100	-	125	-	150	-	ns
$D/\overline{U}$ , $EN_{CTR}$ to $K_{CP}$		4.5	20	- Bc	25	Cz.	30	-	ns
		6	17		21	-	26	-	ns
Hold Time	t <sub>H</sub>	2	0	-C	0	-	0	-	ns
$D/\overline{U}$ , $EN_{CTR}$ to $K_{CP}$		4.5	0	3	0	-	0	-	ns
		6	0	-	0	-	0	-	ns
HCT TYPES					•	•			
Maximum Clock Frequency K <sub>CP</sub>	f <sub>MAX</sub>	4.5	30	-	24	-	20	-	MHz
Maximum Clock Frequency I/D <sub>CP</sub>	f <sub>MAX</sub>	4.5	20	-	16	-	13	-	MHz
Clock Pulse Width K <sub>CP</sub>	t <sub>w</sub>	4.5	16	-	20	-	24	-	ns
Clock Pulse Width I/D <sub>CP</sub>	t <sub>w</sub>	4.5	25	-	31	-	38	-	ns
Set-up Time D/Ū, EN <sub>CTR</sub> to K <sub>CP</sub>	t <sub>SU</sub>	4.5	20	-	25	-	30	-	ns
Hold Time D/Ū, EN <sub>CTR</sub> to K <sub>CP</sub>	t <sub>H</sub>	4.5	0	-	0	-	0	-	ns

### Switching Specifications Input $t_r$ , $t_f$ = 6ns

		TEST	TEST		°C	-40°C TO 85°C	-55°C TO 125°C	
PARAMETER SYMBOI		CONDITIONS	V <sub>CC</sub> (V)	TYP	MAX	MAX	MAX	UNITS
HC TYPES								
Propagation Delay, t <sub>PLH</sub> , t <sub>PHL</sub> l/D <sub>CP</sub> to l/D <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	$t_{PLH}, t_{PHL}$ $C_L = 50pF$	2	-	175	220	265	ns
			4.5	-	35	44	53	ns
			6	-	30	34	43	ns

### Switching Specifications Input $t_r$ , $t_f$ = 6ns (Continued)

		TEST		25	oc	-40°C TO 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	TYP	MAX	MAX	MAX	UNITS	
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	150	190	225	ns	
$\phi A_1$ , $\phi B$ to XORPD <sub>OUT</sub>			4.5	-	30	38	45	ns	
			6	-	26	33	38	ns	
Propagation Delay,	t <sub>PHL</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	200	250	300	ns	
$\phi B$ , $\phi A_2$ to ECPD <sub>OUT</sub>			4.5	-	40	50	60	ns	
			6	-	34	43	51	ns	
Output Transition Time XORPD <sub>OUT</sub> ECPD <sub>OUT</sub>	t <sub>TLH</sub>	C <sub>L</sub> = 50pF	2	-	75	95	110	ns	
			4.5	-	15	19	22	ns	
			6	-	13	16	19	ns	
Output Transition Time	tTLH	C <sub>L</sub> = 50pF	2	-	60	75	90	ns	
I/D <sub>OUT</sub>			4.5	-	12	15	18	ns	
			6	-	10	13	15	ns	
Input Capacitance	Cl	-	-	- //	10	10	10	pF	
HCT TYPES	•			20 3	-				
Propagation Delay, I/D <sub>CP</sub> to I/D <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	CH.	35	44	53	ns	
Propagation Delay, φA <sub>1</sub> , φB to XORPD <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5		30	38	45	ns	
Propagation Delay, φB, φA <sub>2</sub> to ECPD <sub>OUT</sub>	t <sub>PHL</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	40	50	60	ns	
Output Transition Time XORPD <sub>OUT</sub>	t <sub>TLH</sub>	C <sub>L</sub> = 50pF	4.5	-	15	19	22	ns	
Output Transition Time ECPD <sub>OUT</sub>	t <sub>TLH</sub>	C <sub>L</sub> = 50pF	4.5	-	12	15	18	ns	
Input Capacitance	C <sub>I</sub>	-	-	-	10	10	10	pF	






FIGURE 1. DPLL USING BOTH PHASE DETECTORS IN A RIPPLE-CANCELLATION SCHEME




FIGURE 2. DPLL USING EXCLUSIVE-OR PHASE DETECTION




FIGURE 3. TIMING DIAGRAM: I/D<sub>OUT</sub> IN-LOCK CONDITION




FIGURE 4. TIMING DIAGRAM: EDGE CONTROLLED PHASE COMPARATOR WAVEFORMS




FIGURE 5. TIMING DIAGRAM: EXCLUSIVE OR PHASE DETECTOR WAVEFORMS




FIGURE 6. WAVEFORMS SHOWING THE CLOCK (I/D<sub>CP</sub>) TO OUTPUT (I/D<sub>OUT</sub>) PROPAGATION DELAYS, CLOCK PULSE WIDTH, OUTPUT TRANSITION TIMES AND MAXIMUM CLOCK PULSE FREQUENCY




FIGURE 7. WAVEFORMS SHOWING THE PHASE INPUT ( $\emptyset B$ ,  $\emptyset A_1$ ) TO OUTPUT (XORPD $_{OUT}$ ) PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES





FIGURE 8. WAVEFORMS SHOWING THE PHASE INPUT (ØB, ØA $_2$ ) TO OUTPUT (ECPD $_{
m OUT}$ ) PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES



NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

FIGURE 9. WAVEFORMS SHOWING THE CLOCK ( $K_{CP}$ ) PULSE WIDTH AND MAXIMUM CLOCK PULSE FREQUENCY, AND THE INPUT (D/ $\overline{U}$ , EN<sub>CTR</sub>) TO CLOCK ( $K_{CP}$ ) SETUP AND HOLD TIMES



#### PACKAGE OPTION ADDENDUM

26-Sep-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
5962-8999001EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD54HC297F3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD74HC297E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC297EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT297E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT297EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.


**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated