

CD54HC125, CD74HC125, CD54HCT125

Data sheet acquired from Harris Semiconductor SCHS143C

November 1997 - Revised August 2003

High-Speed CMOS Logic Quad Buffer, Three-State

Features

- Three-State Outputs
- Separate Output Enable Inputs
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I \leq 1 μ A at V_{OL}, V_{OH}

Description

The 'HC125 and 'HCT125 contain 4 independent three-state buffers, each having its own output enable input, which when "HIGH" puts the output in the high impedance state.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC125F3A	-55 to 125	14 Ld CERDIP
CD54HCT125F3A	-55 to 125	14 Ld CERDIP
CD74HC125E	-55 to 125	14 Ld PDIP
CD74HC125M	-55 to 125	14 Ld SOIC
CD74HC125MT	-55 to 125	14 Ld SOIC
CD74HC125M96	-55 to 125	14 Ld SOIC
CD74HCT125E	-55 to 125	14 Ld PDIP
CD74HCT125M	-55 to 125	14 Ld SOIC
CD74HCT125MT	-55 to 125	14 Ld SOIC
CD74HCT125M96	-55 to 125	14 Ld SOIC


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

Pinout

CD54HC125, CD54HCT125 (CERDIP) CD74HC125, CD74HCT125 (PDIP, SOIC) TOP VIEW



Functional Diagram




TRUTH TABLE

INP	OUTPUTS	
nA	nOE	nY
Н	L	Н
L	L	L
Х	Н	Z

H= High Voltage Level L= Low Voltage Level

X= Don't Care
Z= High Impedance, OFF State

Logic Diagram



Absolute Maximum Ratings Thermal Information θ_{JA} (°C/W) DC Supply Voltage, VCC $\,$ -0.5V to 7V $\,$ Thermal Resistance (Typical, Note 1) DC Input Diode Current, I_{IK} 80 M (SOIC) Package..... DC Output Diode Current, IOK For $V_O < -0.5V$ or $V_O > V_{CC}^{-1} + 0.5V$ ± 20 mA Maximum Storage Temperature Range-65°C to 150°C DC Drain Current, per Output, IO Maximum Lead Temperature (Soldering 10s).....300°C (SOIC - Lead Tips Only) DC Output Source or Sink Current per Output Pin, IO **Operating Conditions** Temperature Range (T_A)-55°C to 125°C Supply Voltage Range, V_{CC} HC Types2V to 6V Input Rise and Fall Time 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

The package thermal impedance is calculated in accordance with JESD 51-7.

Control

Cont

DC Electrical Specifications

			ST ITIONS), [25°C		-40°C T	O 85°C	-55°C T	O 125°C			
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS		
HC TYPES		7												
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	٧		
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V		
				6	4.2	-	-	4.2	-	4.2	-	V		
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	٧		
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V		
				6	-	-	1.8	-	1.8	-	1.8	V		
High Level Output V _{OH}	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V		
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V		
			-0.02	6	5.9	-	-	5.9	-	5.9	-	٧		
High Level Output			-6	4.5	3.98	-	-	3.84	-	3.7	-	٧		
Voltage TTL Loads					-7.8	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or	0.02	2	-	-	0.1	-	0.1	-	0.1	V		
Voltage CMOS Loads		V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	٧		
			0.02	6	-	-	0.1	-	0.1	-	0.1	V		
Low Level Output			6	4.5	-	-	0.26	-	0.33	-	0.4	V		
Voltage TTL Loads			7.8	6	-	-	0.26	-	0.33	-	0.4	V		
Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μА		

DC Electrical Specifications (Continued)

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μА
Three-State Leakage Current	loz	V _{IL} or V _{IH}	-	6	-	-	±0.5	-	±5	-	±10	μА
HCT TYPES												
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	- 2	3	0.1	C	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			6	4.5	1.00	C	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} to GND	0	5.5		_	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 2)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА
Three-State Leakage Current	l _{OZ}	V _{IL} or V _{IH}	-	5.5	-	-	±0.5	-	±5	-	±10	μΑ

NOTE:

HCT Input Loading Table

INPUT	UNIT LOADS
nA, n OE	1

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., 360 μ A max at 25 o C.


^{2.} For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

Switching Specifications Input t_{r} , $t_{f} = 6 \text{ns}$

		TEST		25	°C	-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP	MAX	MAX	MAX	UNIT
HC TYPES	•	•			-	-	-	
Propagation Delay Time nA to nY	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	100	125	150	ns
TIA TO TIT			4.5	-	20	25	30	ns
		C _L = 15pF	5	8	-	-	-	ns
		CL = 50pF	6	-	17	21	26	ns
Enable Delay Time	t _{PZL} , t _{PZH}	C _L = 50pF	2	-	125	155	190	ns
			4.5	-	25	31	38	ns
		C _L = 15pF	5	10	-	-	-	ns
		CL = 50pF	6	-	21	26	32	ns
Disable Delay Time	t _{PLZ} , t _{PHZ}	CL = 50pF	2	-	125	155	190	ns
		C _L = 50pF	4.5	-	25	31	38	ns
		C _L = 15pF	5	10	- 1	. No.	-	ns
		CL = 50pF	6	- 3	21	26	32	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	8 3	60	75	90	ns
			4.5	-	12	15	18	ns
			6	.0	10	13	15	ns
Input Capacitance	Cl			-	10	10	10	pF
Three-State Output Capacitance	CO		-	-	20	20	20	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}		5	29	-	-	-	pF
HCT TYPES		•				L	L	
Propagation Delay Time	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	25	31	38	ns
nA to nY		C _L = 15pF	5	10	-	-	-	ns
Output Enable Time	t _{PZL} , t _{PZH}	C _L = 50pF	4.5	-	25	31	38	ns
		C _L = 15pF	5	10	-	-	-	ns
Output Disabling Time	t _{PLZ} , t _{PHZ}	C _L = 50pF	4.5	-	28	35	42	ns
		C _L = 15pF	5	11	-	-	-	ns
Output Transition Times	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	12	15	18	ns
Input Capacitance	C _I	-	-	-	10	10	10	pF
Three-State Output Capacitance	CO	-	-	-	20	20	20	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	-	5	34	-	-	-	pF

- 3. C_{PD} is used to determine the dynamic power consumption, per channel.
- 4. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where $f_i = Input$ Frequency, $f_O = Output$ Frequency, $C_L = Output$ Load Capacitance, $V_{CC} = Supply$ Voltage.

Test Circuits and Waveforms t_r = 6ns t_f = 6ns t_r = 6ns → ← t_f = 6ns - 3V **VCC** 90% 2.7V INPUT INPUT 50% 1.3V 10% 0.3V GND GND t_{THL} t_{THL} 90% 50% INVERTING INVERTING 10% **OUTPUT OUTPUT** FIGURE 1. HC TRANSITION TIMES AND PROPAGATION FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION **DELAY TIMES. COMBINATION LOGIC DELAY TIMES, COMBINATION LOGIC** 6ns ← 6ns tf v_{cc} OUTPUT OUTPUT DISABLE 50% **DISABLE** 1.3 10% 0.3 GND GND tpzL tPZL t_{PLZ} → **OUTPUT LOW OUTPUT LOW** 50% TO OFF TO OFF 1.3V 10% 10% ◆ t_{PHZ} ◆ ^tPHZ - t_{PZH} <-- t_{PZH} → 90% 90% OUTPUT HIGH **OUTPUT HIGH** TO OFF TO OFF OUTPUTS -**OUTPUTS OUTPUTS OUTPUTS** OUTPUTS **OUTPUTS** ENABLED **ENABLED DISABLED ENABLED** DISABLED **ENABLED** FIGURE 3. HC THREE-STATE PROPAGATION DELAY FIGURE 4. HCT THREE-STATE PROPAGATION DELAY **WAVEFORM WAVEFORM**



NOTE: Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1 k\Omega$ to V_{CC} , $C_L = 50pF$.

FIGURE 5. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT



PACKAGE OPTION ADDENDUM

5-May-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finisl	n MSL Peak Temp ⁽³⁾
CD54HC125F	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
CD54HC125F3A	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
CD54HCT125F3A	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
CD74HC125E	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC125M	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC125M96	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC125MT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT125E	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT125M	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT125M96	ACTIVE	SOIC	D	14	2500	Pb-Free (Ro HS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT125MT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- $E. \quad \text{Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.} \\$

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated