

Data sheet acquired from Harris Semiconductor

February 1998 - Revised August 2003

# **High-Speed CMOS Logic Quad Bilateral Switch**

F۵	at	ui	r	S
	αι	uı	┖.	3

•	Wide Analog-Input-Voltage Range 0V - 10	ΟV
•	Low "ON" Resistance	
	- V <sub>CC</sub> = 4.5V	<b>5</b> Ω
	- V <sub>CC</sub> = 9V15	δΩ
	Fast Switching and Propagation Delay Times	

- Fast Switching and Propagation Delay Times
- Low "OFF" Leakage Current
- Wide Operating Temperature Range . . . -55°C to 125°C
- HC Types
  - 2V to 10V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$ at  $V_{CC} = 5V$  and 10V
- HCT Types
  - Direct LSTTL Input Logic Compatibility,  $V_{IL} = 0.8V (Max), V_{IH} = 2V (Min)$
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

# Description

The 'HC4066 and CD74HCT4066 contain four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear "ON" resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.

# Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC4066F3A	-55 to 125	14 Ld CERDIP
CD74HC4066E	-55 to 125	14 Ld PDIP
CD74HC4066M	-55 to 125	14 Ld SOIC
CD74HC4066MT	-55 to 125	14 Ld SOIC
CD74HC4066M96	-55 to 125	14 Ld SOIC
CD74HC4066PW	-55 to 125	14 Ld TSSOP
CD74HC4066PWR	-55 to 125	14 Ld TSSOP
CD74HC4066PWT	-55 to 125	14 Ld TSSOP
CD74HCT4066E	-55 to 125	14 Ld PDIP
CD74HCT4066M	-55 to 125	14 Ld SOIC
CD74HCT4066MT	-55 to 125	14 Ld SOIC
CD74HCT4066M96	-55 to 125	14 Ld SOIC

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.


### **Pinout**

CD54HC4066 (CERDIP) CD74HC4066 (PDIP, SOIC, TSSOP) CD74HCT4066 (PDIP, SOIC)

TOP VIEW



# Functional Diagram




### TRUTH TABLE

INPUT nE	SWITCH
L	Off
Н	On

H= High Level L= Low Level

# Logic Diagram



#### **Absolute Maximum Ratings Thermal Information** DC Supply Voltage, V<sub>CC</sub> Thermal Resistance (Typical, Note 2) HCT Types . . . . . -0.5V to 7V 80°C/W HC Types . . . . . -0.5V to 10.5V M (SOIC) Package..... 86°C/W DC Input Diode Current, I<sub>IK</sub> PW (TSSOP) Package ..... For $V_1 < -0.5V$ or $V_1 > V_{CC} + 0.5V$ .....±20mA Maximum Junction Temperature (Hermetic Package or Die) . . . 175°C DC Switch Current, IO (Note 1) Maximum Junction Temperature (Plastic Package) . . . . . . . 150°C For -0.5V < V<sub>O</sub> < V<sub>CC</sub> + 0.5V.....±25mA Maximum Storage Temperature Range .....-65°C to 150°C DC Output Diode Current, IOK Maximum Lead Temperature (Soldering 10s).....300°C (SOIC - Lead Tips Only) DC Output Source or Sink Current per Output Pin, $I_{\mbox{\scriptsize O}}$ **Operating Conditions** Temperature Range, $T_{\mbox{\scriptsize A}}$ . . . . . . . . . . . . . . . . -55 $^{\mbox{\scriptsize o}}\mbox{\scriptsize C}$ to 125 $^{\mbox{\scriptsize o}}\mbox{\scriptsize C}$ Supply Voltage Range, V<sub>CC</sub> HC Types ......2V to 10V DC Input or Output Voltage, $V_I, V_O$ . . . . . . . . . . . 0V to $V_{CC}$ Input Rise and Fall Time

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES

- 1. In certain applications, the external load-resistor current may include both V<sub>CC</sub> and signal-line components. To avoid drawing V<sub>CC</sub> current when switch current flows into the transmission gate inputs, (terminals 1, 4, 8 and 11) the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from R<sub>ON</sub> values shown in the DC Electrical Specifications Table). No V<sub>CC</sub> current will flow through R<sub>L</sub>if the switch current flows into terminals 2, 3, 9 and 10.
- 2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	V <sub>IS</sub> (V)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				9	6.3	-	-	6.3	-	6.3	-	V
Low Level Input \	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				9	-	-	2.7	-	2.7	-	2.7	V
Input Leakage Current (Any Control)	I <sub>IL</sub>	V <sub>CC</sub> or GND	-	10	-	-	±0.1	-	±1	-	±1	μА
Off-Switch Leakage Current	I <sub>Z</sub>	V <sub>IL</sub>	V <sub>CC</sub> or GND	10	=	-	±0.1	-	±1	-	±1	μΑ

# DC Electrical Specifications (Continued)

		TEST CONDITIONS				25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	V <sub>IS</sub> (V)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
"ON" Resistance	R <sub>ON</sub>	V <sub>CC</sub>	V <sub>CC</sub> or	4.5	-	25	80	-	106	-	128	Ω
I <sub>O</sub> = 1mA (Figure 1)			GND	6	-	20	75	-	94	-	113	Ω
,				9	-	15	60	-	78	-	95	Ω
			V <sub>CC</sub> to	4.5	-	35	95	-	118	-	142	Ω
			GND	6	-	24	84	-	105	-	126	Ω
				9	-	16	70	-	88	-	105	Ω
"ON" Resistance	ΔR <sub>ON</sub>	V <sub>CC</sub>	-	4.5	-	1	-	-	-	-	-	Ω
Between Any Two Switches				6	-	0.75	-	-	-	-	-	Ω
				9	i	0.5	-	-	ı	-	-	Ω
Quiescent Device	Icc	V <sub>CC</sub> or	-	6	-	-	2	i	20	-	40	μΑ
Current		GND		10	-	-	16	-	160	-	320	μΑ
HCT TYPES								4				_
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	450	2		2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	180	沙	0.8	1.0	0.8	-	0.8	V
Input Leakage Current (Any Control)	I <sub>IL</sub>	V <sub>CC</sub> or GND		5.5		,C	±0.1	-	±1	-	±1	μА
Off-Switch Leakage Current	IZ	V <sub>IL</sub>	V <sub>CC</sub> or GND	5.5		-	±0.1	-	±1	-	±1	μА
"ON" Resistance I <sub>O</sub> = 1mA	R <sub>ON</sub>	Vcc	V <sub>CC</sub> or GND	4.5	-	25	80	-	106	-	128	Ω
(Figure 1)			V <sub>CC</sub> to GND	4.5	-	35	95	-	118	-	142	Ω
"ON" Resistance Between Any Two Switches	ΔR <sub>ON</sub>	V <sub>CC</sub>	-	4.5	-	1	-	-	-	-	-	Ω
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	-	5.5	-	-	2	-	20	-	40	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 3)	V <sub>CC</sub> - 2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

#### NOTE:

3. For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

# **HCT Input Loading Table**

INPUT	UNIT LOADS
All	1

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g.,  $360\mu A$  max at  $25^{\circ}C$ .

# Switching Specifications Input $t_r$ , $t_f = 6 \text{ns}$

		TEST	V <sub>CC</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES									•	•	
Propagation Delay Time	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	60	-	75	-	90	ns
Switch In to Out			4.5	-	-	12	-	15	-	18	ns
			9	-	-	8	-	11	-	13	ns
		C <sub>L</sub> = 15pF	5	-	4	-	-	-	-	-	ns
Propagation Delay Time	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	2	-	-	100	-	125	-	150	ns
Switch Turn On Delay			4.5	-	-	20	-	25	-	30	ns
			9	-	-	12	-	15	-	18	ns
		C <sub>L</sub> = 15pF	5	-	8	-	-	-	-	-	ns
Propagation Delay Time Switch Turn Off Delay	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	2	-	-	150	-	190	-	225	ns
			4.5	-	-	30	-	38	-	45	ns
			9	-	-	24	0	30	-	36	ns
		C <sub>L</sub> = 15pF	5	-	12		E 75"	-	-	-	ns
Input (Control) Capacitance	Cl	-	-	-	- 35:	10		10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	36	25	3	.0.	-	-	-	pF
HCT TYPES					0				•	•	
Propagation Delay Time	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	- 1	-	12	-	15	-	18	ns
Switch In to Out		C <sub>L</sub> = 15pF	5	-	4	-	-	-	-	-	ns
Propagation Delay Time	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	24	-	30	-	36	ns
Switch Turn On Delay		C <sub>L</sub> = 15pF	5	-	9	-	-	-	-	-	ns
Propagation Delay Time	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns
Switch Turn Off Delay		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns
Input (Control) Capacitance	CI	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	38	-	-	-	-	-	pF

#### NOTES:

- 4.  $C_{\mbox{PD}}$  is used to determine the dynamic power consumption, per package.
- 5.  $P_D = C_{PD} \ V_{CC}^2 \ f_i + \Sigma \ (C_L + C_S) \ V_{CC}^2 \ f_o$  where  $f_i$  = input frequency,  $f_o$  = output frequency,  $C_L$  = output load capacitance,  $C_S$  = switch capacitance,  $V_{CC}$  = supply voltage.

# Analog Channel Specifications $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> (V)	HC4066	CD74HCT4066	UNITS
Switch Frequency Response Bandwidth at -3dB Figure 2	Figure 5, Notes 6, 7	4.5	200	200	MHz
Cross Talk Between Any Two Switches Figure 3	Figure 4, Notes 7, 8	4.5	-72	-72	dB
Total Harmonic Distortion	Figure 6, 1kHz, V <sub>IS</sub> = 4V <sub>P-P</sub>	4.5	0.022	0.023	%
	Figure 6, 1kHz, V <sub>IS</sub> = 8V <sub>P-P</sub>	9	0.008	N/A	%


# Analog Channel Specifications $T_A = 25^{\circ}C$ (Continued)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> (V)	HC4066	CD74HCT4066	UNITS
Control to Switch Feedthrough Noise	Figure 7	4.5	200	130	mV
		9	550	N/A	mV
Switch "OFF" Signal Feedthrough Figure 3	Figure 8, Notes 7, 8	4.5	-72	-72	dB
Switch Input Capacitance, C <sub>S</sub>		-	5	5	pF

#### NOTES:

- 6. Adjust input level for 0dBm at output, f = 1MHz.
- 7.  $V_{IS}$  is centered at  $V_{CC}/2$ .
- 8. Adjust input for 0dBm at V<sub>IS</sub>.

# **Typical Performance Curves**






FIGURE 1. TYPICAL "ON" RESISTANCE VS INPUT SIGNAL VOLTAGE

FIGURE 2. SWITCH FREQUENCY RESPONSE,  $V_{CC} = 4.5V$ 





FIGURE 3. SWITCH-OFF SIGNAL FEEDTHROUGH AND CROSSTALK vs FREQUENCY,  $V_{CC}$  = 4.5V

# **Analog Test Circuits**







FIGURE 4. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT







FIGURE 5. FREQUENCY RESPONSE TEST CIRCUIT

FIGURE 6. TOTAL HARMONIC DISTORTION TEST CIRCUIT






FIGURE 7. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT

FIGURE 8. SWITCH OFF SIGNAL FEEDTHROUGH

### Test Circuits and Waveforms




FIGURE 9. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 10. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





26-Sep-2005

# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-8950701CA	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
CD54HC4066F3A	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
CD74HC4066E	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC4066EE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC4066M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066M96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066M96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066ME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066MG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066MT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066MTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066PWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066PWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC4066PWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4066E	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT4066EE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT4066M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4066M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4066M96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4066M96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4066ME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4066MG4	ACTIVE	SOIC	D	14	50	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



### PACKAGE OPTION ADDENDUM

26-Sep-2005

Orderable Device	Status (1)	Package Type	Package Drawing		ackage Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						no Sb/Br)		
CD74HCT4066MT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT4066MTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- $E. \quad \text{Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.} \\$

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

# D (R-PDSO-G14)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



# PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated