
SGDS011 - MAY 1999



### description

Also Available in Chip Form (H)

The CD54HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each decoded output normally is low and sequentially goes high on the low-to-high transition of the clock (CP) input. Each output stays high for one clock period of the ten-clock-period cycle. The terminal count (TC) output transitions low to high after output ten (9) goes low, and can be used in conjunction with the clock enable  $(\overline{CE})$  input to cascade several stages.  $\overline{CE}$  disables counting when in the high state. The master reset (MR) input, when taken high, sets all the decoded outputs, except 0, to low.

The CD54HC4017 is characterized for operation over the full military temperature range of -55°C to 125°C.

#### **FUNCTION TABLE**

INPUTS			OUTPUT STATET		
CP	CE	MR	OUTPUT STATET		
L	X	L	No change		
X	Н	L	No change		
Х	Χ	Н	0 = H 1–9 = L		
<b>↑</b>	L	L	Increments counter		
$\downarrow$	Χ	L	No change		
Χ	$\uparrow$	L	No change		
Н	$\downarrow$	L	Increments counter		

 $\overline{\dagger}$  If n < 5, TC = H; otherwise, TC = L.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# CD54HC4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS SGDS011 - MAY 1999

## logic diagram (positive logic)





SGDS011 - MAY 1999

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0 \text{ V or } V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 V or V <sub>O</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current, each output pin, $I_O(V_O > -0.5 \text{ V or } V_O < V_{CC} + 0.5 \text{ V})$	±25 mA
V <sub>CC</sub> or ground current, I <sub>CC</sub>	±50 mA
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating (see Note 1)

		MIN	MAX	UNIT
Vcc	Supply voltage	2	6	V
	V <sub>CC</sub> = 2 V	1.5		
VIН	High-level input voltage	3.15		V
	V <sub>CC</sub> = 6 V	4.2		
	V <sub>CC</sub> = 2 V	0	0.5	
$V_{IL}$	Low-level input voltage VCC = 4.5 V	0	1.35	V
	Low-level input voltage $ \frac{V_{CC} = 2 \text{ V}}{V_{CC} = 4.5 \text{ V}} $ $ \frac{V_{CC} = 6 \text{ V}}{V_{CC} = 6 \text{ V}} $	0	1.8	
٧ <sub>I</sub>	Input voltage	0	Vcc	V
٧o	Output voltage	0	VCC	V
	V <sub>CC</sub> = 2 V	0	1000	
t <sub>t</sub>	Input transition (rise and fall) time V <sub>CC</sub> = 4.5 V	0	500	ns
	V <sub>CC</sub> = 6 V	0	400	
T <sub>A</sub>	Operating free-air temperature	-55	125	°C

NOTE 1: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST	CONDITIONS	Vaa	T <sub>A</sub> = 25°	°C	MIN MAX	UNIT
	ARAWETER	1231 0	CONDITIONS	VCC	MIN N	MAX	IVIIIN IVIAA	UNIT
				2 V	1.9		1.9	
	CMOS loads	$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -0.02 \text{ mA}$	4.5 V	4.4		4.4	
Vон				6 V	5.9		5.9	V
	TTL loads	VI = VIH or VIL	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98		3.7	
	TTLIOAUS	AI = AIH OL AIL	$I_{OH} = -5.2 \text{ mA}$	6 V	5.48		5.2	
				2 V		0.1	0.1	
	CMOS loads	$V_I = V_{IH}$ or $V_{IL}$ ,	$I_{OL} = 0.02 \text{ mA}$	4.5 V		0.1	0.1	
VOL				6 V		0.1	0.1	V
	TTL loads	\\\\\\\\.	$I_{OL} = 4 \text{ mA}$	4.5 V	(	0.26	0.4	
	TTLIOAUS	VI = VIH or VIL	$I_{OL} = 5.2 \text{ mA}$	6 V	(	0.26	0.4	
II	·	$V_I = V_{CC}$ or 0		6 V	±	±100	±1000	nA
Icc		$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V		8	160	μΑ
Ci				2 V to 6 V		10	10	pF




# CD54HC4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS SGDS011 – MAY 1999

# timing requirements over recommended operating free-air temperature range (unless otherwise

	PARAMETER			T <sub>A</sub> = 25°C		MINI MAY		UNIT
	FARAINETER				MAX	MIN	MAX	UNII
	Maximum clock frequency		2 V		6		4	
f <sub>clock</sub>			4.5 V		30		20	MHz
			6 V		35		23	
			2 V	80		120		
		СР	4.5 V	16		24		
	Dulas duration		6 V	14		20		
$t_W$	Pulse duration		2 V	80		120		ns
		MR	4.5 V	16		24		
			6 V	14		20		
	Setup time, CE to CP		2 V	75		110		ns
t <sub>su</sub>			4.5 V	15		22		
				13		19		
	Hold time, CE to CP		2 V ,	0		0		ns
th			4.5 V	0		0		
	4.3			0		0		
	% '5 '			5		5		
t <sub>rem</sub>	m Removal time, MR		2 V 4.5 V	5		5		ns
			6 V	5		5		

# CD54HC4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS SGDS011 – MAY 1999



# CD54HC4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS SGDS011 - MAY 1999


# switching characteristics, $C_L$ = 50 pF, $T_A$ = 25°C (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	T <sub>A</sub> = 2	25°C	T <sub>A</sub> = -	55°C 25°C	UNIT
	(INFOT)	(001F01)		MIN	MAX	MIN	MAX	
			2 V	6		4		
f <sub>max</sub>			4.5 V	20		20		MHz
			6 V	35		23		
			2 V		230		345	
t <sub>pd</sub>		Any output	4.5 V		46		69	ns
	СР		6 V		39		59	
	Ci		2 V		230		345	
t <sub>pd</sub>		TC	4.5 V		46		69	ns
			6 V		39		59	
			2 V		250		375	
t <sub>pd</sub>		Any output	4.5 V		50		75	ns
	CE		6 V		43		64	
	OL .		2 V	%-	250		375	
t <sub>pd</sub>		TC	4.5 V	-	50		75	ns
		a 3	6 V		43		64	
	- MR	Any output	2 V	1	230		345	
<sup>t</sup> pd			4.5 V		46		69	ns
			6 V		39		59	
		тс	2 V		230		345	
<sup>t</sup> pd			4.5 V		46		69	ns
			6 V		39		59	


## operating characteristics


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	39	pF

### PARAMETER MEASUREMENT INFORMATION





PARAI	METER	<b>S</b> 1	S2
	tPZH	Open	Closed
ten	tPZL	Closed	Open
<b>.</b>	tPHZ	Open	Closed
<sup>t</sup> dis	tPLZ	Closed	Open
t <sub>pd</sub> or	t <sub>t</sub>	Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f = 6$  ns,  $t_f = 6$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SGDS011 - MAY 1999

### PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

