

Data sheet acquired from Harris Semiconductor SCHS124D

January 1998 - Revised September 2003

### Dual D Flip-Flop with Set and Reset Positive-Edge Trigger

#### Features

- Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
- · Asynchronous Set and Reset
- Complementary Outputs
- Buffered Inputs
- Typical  $f_{MAX} = 50MHz$  at  $V_{CC} = 5V$ ,  $C_L = 15pF$ ,  $T_A = 25^{\circ}C$
- Fanout (Over Temperature Range)
- Bus Driver Outputs .............. 15 LSTTL Loads
- Wide Operating Temperature Range  $\dots$  -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC} = 5V$
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
    V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $\text{I}_{\text{I}} \leq 1 \mu \text{A}$  at  $\text{V}_{\text{OL}}, \, \text{V}_{\text{OH}}$

#### Description

The 'HC74 and 'HCT74 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

This flip-flop has independent DATA,  $\overline{\text{SET}}$ ,  $\overline{\text{RESET}}$  and CLOCK inputs and Q and  $\overline{\text{Q}}$  outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse.  $\overline{\text{SET}}$  and  $\overline{\text{RESET}}$  are independent of the clock and are accomplished by a low level at the appropriate input.


The HCT logic family is functionally as well as pin compatible with the standard LS logic family.

### Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC74F3A	-55 to 125	14 Ld CERDIP
CD54HCT74F3A	-55 to 125	14 Ld CERDIP
CD74HC74E	-55 to 125	14 Ld PDIP
CD74HC74M	-55 to 125	14 Ld SOIC
CD74HC74MT	-55 to 125	14 Ld SOIC
CD74HC74M96	-55 to 125	14 Ld SOIC
CD74HCT74E	-55 to 125	14 Ld PDIP
CD74HCT74M	-55 to 125	14 Ld SOIC
CD74HCT74MT	-55 to 125	14 Ld SOIC
CD74HCT74M96	-55 to 125	14 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

### **Pinout**



### Functional Diagram



TRUTH TABLE

	INP	OUTPUTS				
SET	RESET	СР	D	Q	Q	
L	Н	Х	Х	Н	L	
Н	L	Х	Х	L	Н	
L	L	Х	Х	H (Note 1)	H (Note 1)	
Н	Н	1	Н	Н	L	
Н	Н	<b>↑</b>	L	L	Н	
Н	Н	L	Х	Q0	Q0	

H= High Level (Steady State)

#### NOTE

1. This configuration is nonstable, that is, it will not persist when set and reset inputs return to their inactive (high) level.

L= Low Level (Steady State)

X= Don't Care

<sup>↑=</sup> Low-to-High Transition

Q0 = the level of Q before the indicated input conditions were established.

#### **Absolute Maximum Ratings Thermal Information** $\theta_{JA}$ (°C/W) DC Supply Voltage, VCC $\,$ -0.5V to 7V $\,$ Thermal Resistance (Typical, Note 2) DC Input Diode Current, I<sub>IK</sub> E (PDIP) Package . . . . . . . . . . . . . . . . . . 80 DC Drain Current, per Output, IO Maximum Junction Temperature (Hermetic Package or Die) . . . 175°C Maximum Junction Temperature (Plastic Package) . . . . . . . 150°C DC Output Diode Current, IOK Maximum Storage Temperature Range .....-65°C to 150°C For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ......±20mA Maximum Lead Temperature (Soldering 10s).....300°C DC Output Source or Sink Current per Output Pin, I<sub>O</sub> (SOIC - Lead Tips Only) **Operating Conditions** Temperature Range (T<sub>A</sub>) . . . . . . . . . . -55°C to 125°C Supply Voltage Range, V<sub>CC</sub> Input Rise and Fall Time 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

			ST ITIONS	11		25°C		-40°C T	ГО 85 <sup>0</sup> С	-55°C T	O 125 <sup>0</sup> C			
PARAMETER	SYMBOL	V <sub>I</sub> (V)	l <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS		
HC TYPES		1												
High Level Input	VIH		-	2	1.5	-	-	1.5	-	1.5	-	V		
Voltage			i	4.5	3.15	i	-	3.15	-	3.15	-	V		
				6	4.2	ı	-	4.2	-	4.2	-	V		
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V		
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V		
				6	-	-	1.8	-	1.8	-	1.8	V		
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V		
Voltage CMOS Loads		V <sub>IL</sub>		4.5	4.4	-	-	4.4	-	4.4	-	V		
						6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V		
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V		
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	V		
Voltage CMOS Loads		V <sub>IL</sub>		4.5	-	-	0.1	-	0.1	-	0.1	V		
				6	-	-	0.1	-	0.1	-	0.1	V		
Low Level Output			-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V		
			5.2	6	-	-	0.26	-	0.33	-	0.4	V		
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ		

### DC Electrical Specifications (Continued)

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	l <sub>CC</sub>	V <sub>CC</sub> or GND	0	6	-	-	4	-	40	-	80	μА
HCT TYPES		•	•							-	-	•
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	- 45	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	· 3	0.26	C	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> and GND	-	5.5	- 1/3	C	±0.1		±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5		-	4	-	40	-	80	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 3)	V <sub>CC</sub> - 2.1		4.5 to 5.5	-	100	360	-	450	-	490	μА

#### NOTE:

### **HCT Input Loading Table**

INPUT	UNIT LOADS
D	0.5
R	0.5
СР	0.7
S	0.75

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g.,  $360\mu A$  max at  $25^{\circ}C$ .

### **Prerequisite For Switching Specifications**

		TEST	TEST	TEST		TEST		TEST			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	PARAMETER SYMBOL C		V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS						
HC TYPES																	
Data to CP Setup Time	t <sub>SU</sub>	-	2	60	-	1	75	-	90	-	ns						
(Figure 5)			4.5	12	-	-	15	-	18	-	ns						
			6	10	-	-	13	-	15	-	ns						

<sup>3.</sup> For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

### Prerequisite For Switching Specifications (Continued)

		TEST	Vcc		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Hold Time (Figure 5)	t <sub>H</sub>	-	2	3	-	-	3	-	3	-	ns
			4.5	3	-	-	3	-	3	-	ns
			6	3	-	-	3	-	3	-	ns
Removal Time $\overline{R}$ , $\overline{S}$ , to CP	t <sub>REM</sub>	-	2	30	-	-	40	ı	45	ı	ns
(Figure 5)			4.5	6	-	-	8	ı	9	ı	ns
			6	5	-	-	7	ı	8	1	ns
Pulse Width R, S (Figure 1)	t <sub>W</sub>	-	2	80	-	-	100	ı	120	ı	ns
			4.5	16	-	-	20	1	24	-	ns
			6	14	-	-	17	ı	20	1	ns
Pulse Width CP (Figure 1)	t <sub>W</sub>	-	2	80	-	-	100	1	120	-	ns
			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
CP Frequency	f <sub>MAX</sub>	-	2	6	-		5	-	4	-	MHz
			4.5	30	- 25		25	-	20	-	MHz
			6	35	人个		29	-	23	ı	MHz
HCT TYPES	_		4	1							
Data to CP Setup Time (Figure 6)	t <sub>SU</sub>		4.5	12	C		15	-	18	-	ns
Hold Time (Figure 6)	t <sub>H</sub>		4.5	3	-	-	3	-	3	-	ns
Removal Time $\overline{R}$ , $\overline{S}$ , to CP (Figure 6)	<sup>†</sup> REM		4.5	6	-	-	8	-	9	-	ns
Pulse Width R, S (Figure 2)	t <sub>W</sub>		4.5	16	-	-	20	-	24	-	ns
Pulse Width CP (Figure 2)	t <sub>W</sub>	-	4.5	18	-	-	23	1	27	-	ns
CP Frequency	fMAX	-	4.5	25	-	-	20	ı	16	ı	MHz

### Switching Specifications Input $t_{r},\,t_{f}=6\text{ns}$

		TEST	v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	·										
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
CP to Q, $\overline{Q}$ (Figure 3)		C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns
		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	30	-	37	-	45	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	200	-	250	-	300	ns
$\overline{R}$ , $\overline{S}$ to Q, $\overline{Q}$ (Figure 3)		C <sub>L</sub> = 50pF	4.5	-	-	40	-	50	-	60	ns
		C <sub>L</sub> = 15pF	5	-	17	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	34	-	43	-	51	ns
Transition Time (Figure 3)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
		C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
		C <sub>L</sub> = 50pF	6	-	-	13	-	16	-	19	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF


#### Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

		TEST	v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
CP Frequency	f <sub>MAX</sub>	CL = 15pF	5	-	50	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	25	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay, CP to Q, $\overline{Q}$ (Figure 4)	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns
Propagation Delay, R, S to Q, Q (Figure 4)	t <sub>PHL</sub> , t <sub>PLH</sub>	CL = 50pF	4.5	-	-	40	-	50	-	60	ns
Transition Time (Figure 4)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
CP Frequency	f <sub>MAX</sub>	CL = 15pF	5	-	50	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	30	-	-	-	-	-	pF

#### NOTES:

- 4. C<sub>PD</sub> is used to determine the dynamic power consumption, per flip-flop.
- 5.  $P_D = C_{PD} \ V_{CC}^2 \ f_i + \Sigma \ (C_L \ V_{CC}^2 \ f_o) \ where \ f_i = input \ frequency, \ f_o = output \ frequency, \ C_L = output \ load \ capacitance, \ V_{CC} = supply \ voltage.$

#### Test Circuits and Waveforms



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

#### Test Circuits and Waveforms (Continued) <-- t<sub>f</sub>C<sub>L</sub> $v_{cc}$ CLOCK INPUT 50% 10% GND t<sub>H(H)</sub> t<sub>H(L)</sub> $v_{\text{cc}}$ DATA 50% INPUT GND t<sub>SU(H)</sub> tsu(L) - t<sub>THL</sub> tTLH 90% 90% \_ 50% OUTPUT 10% t<sub>PHL</sub> **t**REM $v_{cc}$ SET, RESET OR PRESET 50% GND



C<sub>L</sub> 50pF

IC




FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS



#### PACKAGE OPTION ADDENDUM

28-Feb-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
5962-8685301CA	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD54HC74F	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD54HC74F3A	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD54HCT74F	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD54HCT74F3A	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD74HC74E	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC74M	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC74M96	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC74MT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT74E	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT74M	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT74M96	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT74MT	ACTIVE	SOIC	D	14	<b>2</b> 50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).


**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### D (R-PDSO-G14)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated