

Data sheet acquired from Harris Semiconductor SCHS180C

# High Speed CMOS Logic Hex Buffer/Line Driver, Three-State Non-Inverting and Inverting

November 1997 - Revised October 2003


## Features

- Buffered Inputs
- High Current Bus Driver Outputs
- Typical Propagation Delay t<sub>PLH</sub>, t<sub>PHL</sub> = 8ns at V<sub>CC</sub> = 5V,  $C_{L} = 15 pF, T_{A} = 25^{o}C$
- Fanout (Over Temperature Range)
  - Standard Outputs ..... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at  $V_{CC} = 5V$
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility, V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_{I} \leq 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

## Description

The 'HC365, 'HCT365, and 'HC366 silicon gate CMOS threestate buffers are general purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to

#### Pinout



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated

low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.


The 'HC365 and 'HCT365 are non-inverting buffers, whereas the 'HC366 is an inverting buffer. These devices have two three-state control inputs ( $\overline{OE1}$  and  $\overline{OE2}$ ) which are NORed together to control all six gates.


The 'HCT365 logic families are speed, function and pin compatible with the standard LS logic family.

#### Ordering Information

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD54HC365F3A	-55 to 125	16 Ld CERDIP
CD54HC366F3A	-55 to 125	16 Ld CERDIP
CD54HCT365F3A	-55 to 125	16 Ld CERDIP
CD74HC365E	-55 to 125	16 Ld PDIP
CD74HC365M	-55 to 125	16 Ld SOIC
CD74HC365MT	-55 to 125	16 Ld SOIC
CD74HC365M96	-55 to 125	16 Ld SOIC
CD74HC366E	-55 to 125	16 Ld PDIP
CD74HC366M	-55 to 125	16 Ld SOIC
CD74HC366M96	-55 to 125	16 Ld SOIC
CD74HCT365E	-55 to 125	16 Ld PDIP
CD74HCT365M	-55 to 125	16 Ld SOIC
CD74HCT365MT	-55 to 125	16 Ld SOIC
CD74HCT365M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and real. The suffix T denotes a small-quantity reel of 250.





CD54/74HC365, CD54/74HCT365, CD54/74HC366

#### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub>
DC Input Diode Current, I <sub>IK</sub>
For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V
DC Output Diode Current, I <sub>OK</sub>
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Drain Current, per Output, IO
For -0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V±35mA
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub> ±50mA

#### **Operating Conditions**

Temperature Range, T <sub>A</sub> 55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>
HC Types
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
E (PDIP) Package	67
M (SOIC) Package	73
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range	65 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: ....

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

		-	-									
			ST ITIONS	$\sum$		25 <sup>0</sup> C		-40 <sup>0</sup> C 1	O 85°C	-55 <sup>о</sup> С Т	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES												
High Level Input	VIH		-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		VIL	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
CINCO LOADS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Voltage TTL Loads			-7.8	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads		VIL	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
emee Loude			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			6	4.5	-	-	0.26	-	0.33	-	0.4	V
Voltage TTL Loads			7.8	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μΑ

			ST ITIONS			25 <sup>0</sup> C		-40 <sup>о</sup> С Т	O 85ºC	-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Leakage Current	l <sub>oz</sub>	V <sub>IL</sub> or VIH	V <sub>O</sub> = V <sub>CC</sub> or GND	6	-	-	±0.5	-	±5.0	-	±10	μA
HCT TYPES												
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	VIL	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	A.S.	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	3	0.26	C	0.33	-	0.4	V
Input Leakage Current	Ц	V <sub>CC</sub> to GND	0	5.5	- **	C	±0.1	-	±1	-	±1	μA
Quiescent Device Current	ICC	V <sub>CC</sub> or GND	0	5.5	F	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 2)	ΔI <sub>CC</sub>	V <sub>CC</sub> -2.1		4.5 to 5.5	-	100	360	-	450	-	490	μΑ
Three-State Leakage Current	loz	V <sub>IL</sub> or VIH	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5	-	-	±0.5	-	±5.0	-	±10	μΑ

#### NOTE:

2. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

#### HCT Input Loading Table

INPUT	UNIT LOADS				
OE1	0.6				
All Others	0.55				

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g.,  $360\mu A$  max at  $25^{o}C$ .

## Switching Specifications - HC/HCT365 Input $t_{f}$ , $t_{f}$ = 6ns


		TEST		25	°C	-40°C TO 85°C	-55 <sup>0</sup> C TO 125 <sup>0</sup> C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	ТҮР	MAX	МАХ	MAX	UNITS
HC TYPES	-							-
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLH</sub> , t <sub>PHL</sub> C <sub>L</sub> = 50pF	2	-	105	130	160	ns
Data to Outputs HC/HCT365			4.5	-	21	26	32	ns
			6	-	18	22	27	ns
		C <sub>L</sub> = 15pF	5	8	-	-	-	ns

		TEST		25 <sup>0</sup> C		-40°C TO 85°C	-55 <sup>0</sup> C TO 125 <sup>0</sup> C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	ТҮР	MAX	МАХ	MAX	
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	110	140	165	ns
Data to Outputs HC366			4.5	-	22	28	33	ns
			6	-	19	24	28	ns
		C <sub>L</sub> = 15pF	5	9	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	150	190	225	ns
Output Enable and Disable to Outputs			4.5	-	30	38	45	ns
			6	-	26	33	38	ns
		C <sub>L</sub> = 15pF	5	12	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	60	75	90	ns
			4.5	-	12	15	18	ns
			6	-	10	13	15	ns
Input Capacitance	Cl	-	-	-	10	410	10	pF
Three-State Output Capacitance	с <sub>о</sub>	-	-	-	20	20	20	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	40	m	-C+-	-	pF
HCT TYPES				, C				
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50 pF$	4.5	-	25	31	38	ns
Data to Outputs HC/HCT365		C <sub>L</sub> = 15pF	5	9	-	-	-	ns
Propagation Delay,	tPLH, tPHL	$C_L = 50 pF$	4.5	-	27	34	41	ns
Data to Outputs HC366		C <sub>L</sub> = 15pF	5	11	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	35	44	53	ns
Output Enable and Disable to Outputs		C <sub>L</sub> = 15pF	5	14	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	$C_L = 50 pF$	4.5	-	12	15	18	ns
Input Capacitance	C <sub>IN</sub>	-	-	-	10	10	10	pF
Three-State Capacitance	CO	-	-	-	20	20	20	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	42	-	-	-	pF

NOTES:

3.  $C_{PD}$  is used to determine the dynamic power consumption, per buffer.

4.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.



NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

FIGURE 6. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT



# PACKAGE OPTION ADDENDUM

30-Mar-2005

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
CD54HC365F3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD54HC366F3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD54HCT365F3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD74HC365E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC365M	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC365M96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC365MT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC366E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC366M	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HC366M96	ACTIVE	SOIC	D	16	2500	Pb-Free (Ro <mark>HS)</mark>	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT365E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HCT365M	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT365M96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT365MT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

30-Mar-2005

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## J (R-GDIP-T\*\*) 14 LEADS SHOWN

# CERAMIC DUAL IN-LINE PACKAGE

PINS \*\* 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В А (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)C MIN 7 0.245 0.245 0.220 0.245 0.065 (1,65) 0.045 (1,14) (6, 22)(6, 22)(5, 59)(6, 22)0.060 (1,52) - 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0°-15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03


NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.

- $\triangle$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated