

# CD54HC173, CD74HC173, CD54HCT173

Data sheet acquired from Harris Semiconductor SCHS158E

February 1998 - Revised October 2003

# High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

#### Features

- Three-State Buffered Outputs
- Gated Input and Output Enables
- Fanout (Over Temperature Range)
  - Standard Outputs............... 10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility, V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1 $\mu$ A at V<sub>OL</sub>, V<sub>OH</sub>

### Description


The 'HC173 and 'HCT173 high speed three-state quad D-type flip-flops are fabricated with silicon gate CMOS technology. They possess the low power consumption of standard CMOS Integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky devices. The buffered outputs can drive 15 LSTTL loads. The large output drive capability and three-state feature make these parts ideally suited for interfacing with bus lines in bus oriented systems

The four D-type flip-flops operate synchronously from a common clock. The outputs are in the three-state mode when either of the two output disable pins are at the logic "1" level. The input ENABLES allow the flip-flops to remain in their present states without having to disrupt the clock If either of the 2 input ENABLES are taken to a logic "1" level, the Q outputs are fed back to the inputs, forcing the flip-flops to remain in the same state. Reset is enabled by taking the MASTER RESET (MR) input to a logic "1" level. The data outputs change state on the positive going edge of the clock.

The 'HCT173 logic family is functionally, as well as pin compatible with the standard LS logic family.

#### **Pinout**

CD54HC173, CD54HCT173 (CERDIP) CD74HC173 (PDIP, SOIC, SOP, TSSOP) CD74HCT173 (PDIP, SOIC) TOP VIEW




### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC173F3A	-55 to 125	16 Ld CERDIP
CD54HCT173F3A	-55 to 125	16 Ld CERDIP
CD74HC173E	-55 to 125	16 Ld PDIP
CD74HC173M	-55 to 125	16 Ld SOIC
CD74HC173MT	-55 to 125	16 Ld SOIC
CD74HC173M96	-55 to 125	16 Ld SOIC
CD74HC173NSR	-55 to 125	16 Ld SOP
CD74HC173PW	-55 to 125	16 Ld TSSOP
CD74HC173PWR	-55 to 125	16 Ld TSSOP
CD74HC173PWT	-55 to 125	16 Ld TSSOP
CD74HCT173E	-55 to 125	16 Ld PDIP
CD74HCT173M	-55 to 125	16 Ld SOIC
CD74HCT173MT	-55 to 125	16 Ld SOIC
CD74HCT173M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

## **Functional Diagram**



#### **TRUTH TABLE**

	INP				
		DATA E	NABLE	DATA	OUTPUT
MR	СР	E1	E2	D	Qn
Н	Х	Х	Х	Х	L
L	L	Х	Х	Х	$Q_0$
L	1	Н	X	Х	$Q_0$
L	1	Х	H	X	Q <sub>0</sub>
L	<b>↑</b>	L	1	L	L
L	<b>↑</b>	L	L	Н	Н

H= High Voltage Level

L = Low Voltage Level


X= Irrelevant

 $\uparrow$ = Transition from Low to High Level

 $\mathbf{Q}_0\mathbf{=}$  Level Before the Indicated Steady-State Input Conditions Were Established

#### NOTE:

When either OE1 or OE2 (or both) is (are) high, the output is disabled to the high-impedance state, however, sequential operation of the flip-flops is not affected.



# **Absolute Maximum Ratings** DC Supply Voltage, V<sub>CC</sub> . . . . . -0.5V to 7V DC Input Diode Current, I<sub>IK</sub>

#### **Thermal Information**

Package Thermal Impedance, θ <sub>JA</sub> (see Note 2):
E (PDIP) Package
M (SOIC) Package73°C/W
NS (SOP) Package
PW (TSSOP) Package 108°C/W
Maximum Junction Temperature
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)300°C
(SOIC - Lead Tips Only)

#### **Operating Conditions**

Temperature Range (T <sub>A</sub> )55°C	to 125°C
Supply Voltage Range, V <sub>CC</sub>	
HC Types	2V to 6V
HCT Types	√ to 5.5V
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0'	V to V <sub>CC</sub>
Input Rise and Fall Time	
2V	ns (Max)
4.5V 500	ns (Max)
6V	ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

The package thermal impedance is calculated in accordance with JESD 51-7.

 DC Electrical Specifications

#### **DC Electrical Specifications**

			ST TIONS			25°C		-40°C 1	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	VIH	1		2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Voltage TTL Loads			-7.8	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	٧
Voltage CMOS Loads		V <sub>IL</sub>	0.02	4.5	-	-	0.1	ı	0.1	-	0.1	V
			0.02	6	-	i	0.1	ı	0.1	-	0.1	V
Low Level Output			6	4.5	-	ı	0.26	ı	0.33	-	0.4	V
Voltage TTL Loads			7.8	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	ΙΙ	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μΑ

#### DC Electrical Specifications (Continued)

			ST			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Leakage Current	l <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	6	-	-	±0.5	-	±0.5	-	±10	μА
HCT TYPES	•						•				•	•
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	水水	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			6	4.5	100	多	0.26	J.C	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> to GND	0	5.5	-	,C	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5		-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 3)	V <sub>CC</sub> -2.1		4.5 to 5.5	1	100	360	-	450	-	490	μА
Three-State Leakage Current	loz	V <sub>IL</sub> or V <sub>IH</sub>	-	5.5	-	=	±0.5	-	±5.0	-	±10	μА

#### NOTE:

#### **HCT Input Loading Table**

INPUT	UNIT LOADS
D0-D3	0.15
E1 and E2	0.15
СР	0.25
MR	0.2
OE1 and OE2	0.5

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g., 360 $\mu$ A max at 25 $^{o}$ C.

<sup>3.</sup> For dual-supply systems theoretical worst case ( $V_I$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

#### Switching Specifications Input $t_{r}$ , $t_{f} = 6 \text{ns}$

		TEST		25	°C	-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	TYP	MAX	MAX	MAX	UNITS
HC TYPES	!	'		•	•		!	
Propagation Delay, Clock to	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	200	250	300	ns
Output			4.5	-	40	50	60	ns
		C <sub>L</sub> = 15pF	5	17	-	-	-	ns
		CL = 50pF	6	-	34	43	51	ns
Propagation Delay, MR to	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	175	220	265	ns
Output			4.5	-	35	44	53	ns
		C <sub>L</sub> = 15pF	5	12	-	-	-	ns
		CL = 50pF	6	-	30	37	45	ns
Propagation Delay Output	t <sub>PLZ</sub> , t <sub>PHZ</sub>	CL = 50pF	2		150	190	225	ns
Enable to Q (Figure 6)	t <sub>PZL</sub> , t <sub>PZH</sub>	C <sub>L</sub> = 50pF	4.5		30	38	45	ns
		C <sub>L</sub> = 15pF	5	12	-	-	-	ns
		CL = 50pF	6		26	33	38	ns
Output Transition Times	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	60	75	90	ns
			4.5	- 3	12	15	18	ns
			6	8 3	10	13	15	ns
Maximum Clock Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	60	2/17	-	-	MHz
Input Capacitance	C <sub>IN</sub>		-		10	10	10	pF
Three-State Output Capacitance	c <sub>o</sub>			-	10	10	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>		5	29	-	-	-	pF
HCT TYPES				•	•			
Propagation Delay, Clock to	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	40	50	60	ns
Output		C <sub>L</sub> = 15pF	5	17	-	-	-	ns
Propagation Delay, MR to	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	44	55	66	ns
Output		C <sub>L</sub> = 15pF	5	18	-	-	-	ns
Propagation Delay Output	t <sub>PZL</sub> , t <sub>PZH</sub>	CL = 50pF	2		150	190	225	ns
Enable to Q (Figure 6)		C <sub>L</sub> = 50pF	4.5		30	38	45	ns
		C <sub>L</sub> = 15pF	5	14	-	-	-	ns
		CL = 50pF	6		26	33	38	ns
Output Transition Times	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	15	19	22	ns
Maximum Clock Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	60	-	-	-	MHz
Input Capacitance	C <sub>IN</sub>	-	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	34	-	-	-	pF


<sup>4.</sup>  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per package.

<sup>5.</sup>  $P_D = V_{CC}^2 f_i + \sum (C_L V_{CC}^2 + f_O)$  where  $f_i = Input$  Frequency,  $f_O = Input$  Frequency,  $C_L = Output$  Load Capacitance,  $V_{CC} = Supply$  Voltage.

# **Prerequisite For Switching Specifications**


			25	°C	-40°C T	O 85°C	-55°C T	-55°C TO 125°C	
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	<u> </u>	•					•		•
Maximum Clock Frequency	f <sub>MAX</sub>	2	6	-	5	-	4	-	MHz
		4.5	30	-	24	-	20	-	MHz
		6	35	-	28	-	24	-	MHz
MR Pulse Width	t <sub>w</sub>	2	80	=	100	-	120	-	ns
		4.5	16	=	20	-	24	-	ns
		6	14	=	17	-	20	-	ns
Clock Pulse Width	t <sub>w</sub>	2	80	=	100	-	120	-	ns
		4.5	16	=	20	-	24	-	ns
		6	14	=	17	-	20	-	ns
Set-up Time, Data to Clock	t <sub>SU</sub>	2	60	=	75	8	90	-	ns
and $\overline{\overline{E}}$ to Clock		4.5	12	- 4	15	-0	18	-	ns
		6	10	537	13	<b>O</b> •	15	-	ns
Hold Time, Data to Clock	t <sub>H</sub>	2	3	3	3	-	3	-	ns
		4.5	3	10	3	-	3	-	ns
		6	3	-	3	-	3	-	ns
Hold Time, E to Clock	tн	2	0	-	0	-	0	-	ns
		4.5	0	-	0	-	0	-	ns
		6	0	-	0	-	0	-	ns
Removal Time, MR to Clock	t <sub>REM</sub>	2	60	-	75	-	90	-	ns
		4.5	12	-	15	-	18	-	ns
		6	10	-	13	-	15	-	ns
HCT TYPES	•					•			
Maximum Clock Frequency	f <sub>MAX</sub>	4.5	20	-	16	-	13	-	MHz
MR Pulse Width	t <sub>w</sub>	4.5	15	-	19	-	22	-	ns
Clock Pulse Width	t <sub>w</sub>	4.5	25	-	31	-	38	-	ns
Set-up Time,	t <sub>SU</sub>	4.5	12	-	15	-	18	-	ns
Set-up Time, Data to Clock	tsu	4.5	18	-	23	-	27	-	ns
Hold Time, Data to Clock	t <sub>H</sub>	4.5	0	-	0	-	0	-	ns
Hold Time, $\overline{\mathbb{E}}$ to Clock	t <sub>H</sub>	4.5	0	-	0	-	0	-	ns
Removal Time, MR to Clock	t <sub>REM</sub>	4.5	12	-	15	-	18	-	ns

#### Test Circuits and Waveforms



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS




FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

#### Test Circuits and Waveforms (Continued) t<sub>f</sub> -3V OUTPUT $v_{cc}$ OUTPUT DISABLE **DISABLE** 50% 0.3 10% GND GND t<sub>PZL</sub> t<sub>PZL</sub> t<sub>PLZ</sub> → t<sub>PLZ</sub> → **OUTPUT LOW OUTPUT LOW** 50% TO OFF TO OFF 1.3V 10% 10% ◆ t<sub>PHZ</sub> ◆ ← t<sub>PZH</sub> ← t<sub>PHZ</sub> ← <- t<sub>PZH</sub> → 90% 90% **OUTPUT HIGH OUTPUT HIGH** TO OFF TO OFF OUTPUTS -OUTPUTS OUTPUTS OUTPUTS **OUTPUTS OUTPUTS ENABLED** ENABLED DISABLED **ENABLED** DISABLED ENABLED FIGURE 7. HC THREE-STATE PROPAGATION DELAY FIGURE 8. HCT THREE-STATE PROPAGATION DELAY **WAVEFORM WAVEFORM** OTHER ( OUTPUT INPUTS IC WITH $R_L = 1k\Omega$ V<sub>CC</sub> FOR t<sub>PLZ</sub> AND t<sub>PZL</sub> TIED HIGH THREE-

NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

 $\textbf{C}_{\textbf{L}}$ 

50pF

OR LOW 0

OUTPUT DISABLE STATE

OUTPUT

GND FOR tPHZ AND tPZH

FIGURE 9. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT





9-Oct-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-8682501EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-8875901EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC173F	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC173F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HCT173F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74HC173E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC173EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC173M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173MTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC173PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



#### PACKAGE OPTION ADDENDUM

9-Oct-2007

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD74HC173PWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT173EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT173M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT173MTG4	ACTIVE	SOIC	D	16	<b>2</b> 50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI





9-Oct-2007

to Customer on an annual basis.







# **PACKAGE MATERIALS INFORMATION**

19-Mar-2008


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPES




#### \*All dimensions are nominal

	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadra
	CD74HC173M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
I	CD74HC173NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
I	CD74HC173PWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
	CD74HCT173M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





19-Mar-2008



#### \*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC173M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HC173NSR	SO	NS	16	2000	346.0	346.0	33.0
CD74HC173PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
CD74HCT173M96	SOIC	D	16	2500	333.2	345.9	28.6

#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)


#### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.






- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

# D (R-PDSO-G16)

#### PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.


  E. Reference JEDEC MS-012 variation AC.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

**Applications** Audio www.ti.com/audio Automotive www.ti.com/automotive Broadband www.ti.com/broadband Digital Control www.ti.com/digitalcontrol Medical www.ti.com/medical Military www.ti.com/military Optical Networking www.ti.com/opticalnetwork Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated