
SGDS012 - MAY 1999

- 4.5-V to 5.5-V Operation
- Fully Static Operation
- Buffered Inputs
- Common Reset
- Positive-Edge Clocking
- Balanced Propagation Delay and Transition Times
- Direct LSTTL Input Logic Compatibility
   V<sub>IL</sub> = 0.8 V Maximum; V<sub>IH</sub> = 2 V Minimum
- CMOS Input Compatibility
  - $I_I \le 1 \mu A$  at  $V_{OL}$ ,  $V_{OH}$
- Packaged in Ceramic (F) DIP Packages and Also Available in Chip Form (H)



#### description

The CD54HCT4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each decoded output normally is low and sequentially goes high on the low-to-high transition of the clock (CP) input. Each output stays high for one clock period of the ten-clock-period cycle. The terminal count (TC) output transitions low to high after output ten (9) goes low, and can be used in conjunction with the clock enable (CE) input to cascade several stages. CE disables counting when in the high state. The master reset (MR) input, when taken high, sets all the decoded outputs, except 0, to low.

The CD54HCT4017 is characterized for operation over the full military temperature range of -55°C to 125°C.

#### **FUNCTION TABLE**

		INPUTS		OUTDUT OTATET
	CP	CE	MR	OUTPUT STATET
	L	Χ	L	No change
	Χ	Н	L	No change
	X	X	Н	0 = H 1–9 = L
ı	$\uparrow$	L	L	Increments counter
	$\downarrow$	Χ	L	No change
	Χ	$\uparrow$	L	No change
L	Н	$\downarrow$	L	Increments counter

† If n < 5, TC = H; otherwise, TC = L.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# CD54HCT4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS SGDS012 – MAY 1999

# logic diagram (positive logic)





# CD54HCT4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS SGDS012 - MAY 1999

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0 \text{ V or } V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0 \text{ V or } V_O > V_{CC}$ )	±20 mA
Continuous output current, each output pin, I <sub>O</sub> (V <sub>O</sub> > 0 V or V <sub>O</sub> < V <sub>CC</sub> )	±25 mA
V <sub>CC</sub> or ground current, I <sub>CC</sub>	±50 mA
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 1)

			MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	V
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2		V
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.8	V
٧ <sub>I</sub>	Input voltage	- 4-	0	VCC	V
Vo	Output voltage	3, 15, 10	0	VCC	V
		V <sub>CC</sub> = 2 V	0	1000	
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V	0	500	ns
		V <sub>CC</sub> = 6 V	0	400	
TA	Operating free-air temperature		-55	125	°C

NOTE 1: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to TI application report Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# CD54HCT4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS SGDS012 - MAY 1999

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Vcc	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
	KAWETEK	1E31 CONDITIONS		vcc vcc	MIN	TYP	MAX	] """ '	IVIAA	UNIT
\/a++	CMOS loads	$V_I = V_{IH} \text{ or } V_{IL},$	$I_{O} = -0.02 \text{ mA}$	4.5 V	4.4			4.4		V
VOH	TTL loads	$V_I = V_{IH} \text{ or } V_{IL},$	$I_O = -4 \text{ mA}$	4.5 V	3.98			3.7		V
V	CMOS loads	$V_I = V_{IH}$ or $V_{IL}$ ,	$I_O = 0.02 \text{ mA}$	4.5 V			0.1		0.1	V
VOL	TTL loads	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O = 4 \text{ mA}$	4.5 V			0.26		0.4	V
lį		$V_I = V_{CC}$ to 0		5.5 V			±100		±1000	nA
ICC		VI = VCC or 0		5.5 V			8		160	μΑ
∆lcc†		$V_I = V_{CC}$ to 2.1 V,	I <sub>O</sub> = 0	4.5 to 5.5 V		100	360		490	μΑ
Ci	_						10		10	pF

<sup>†</sup> For dual-supply systems, theoretical worst case ( $V_I = 2.4 \text{ V}$ ,  $V_{CC} = 5.5 \text{ V}$ ) specification is 1.8 mA.

#### **INPUT LOADING**

INPUT	UNIT LOAD
CP	0.15
CE	0.25
MR	0.3

Unit load is  $\Delta I_{CC}$  limit, e.g., 360  $\mu A$  MAX at  $T_A = 25^{\circ}C$ .


## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER			T <sub>A</sub> = 25°C		MIN	MAX	UNIT
	PARAMETER				MAX	IVIIIV	WAX	ONIT
fclock	Maximum clock frequency		4.5 V		25		17	MHz
	Pulse duration	СР	4.5 V		16		24	no
t <sub>W</sub>	Pulse duration MR				16		24	ns
t <sub>su</sub>	Setup time, CE to CP		4.5 V	15		22		ns
th	Hold time, CE to CP		4.5 V	0		0		ns
t <sub>rem</sub>	Removal time, MR		4.5 V	5		5		ns



## CD54HCT4017 DECADE COUNTER/DIVIDER WITH TEN DECODED OUTPUTS

SGDS012 - MAY 1999





## CD54HCT4017 **DECADE COUNTER/DIVIDER** WITH TEN DECODED OUTPUTS

# switching characteristics, $C_L$ = 50 pF, $T_A$ = 25°C (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	T <sub>A</sub> = 2	25°C	T <sub>A</sub> = -		UNIT
	(1141 01)	(0011 01)		MIN	MAX	MIN	MAX	
f <sub>max</sub>			4.5 V	25		17		MHz
t <sub>PLH</sub>	СР	Any output	4.5 V		46		69	20
t <sub>PHL</sub>	CP	TC	4.5 V		46		69	ns
t <sub>PLH</sub>	CE	Any output	4.5 V		50		75	ns
t <sub>PHL</sub>	CE	TC	4.5 V		50		75	115
t <sub>PLH</sub>	MR	Any output	4.5 V		46		69	no
t <sub>PHL</sub>	IVIIX	TC	4.5 V		46		69	ns
tTHL		Any output	4.5 V		15		22	no
tTLH		TC	] 4.5 V		15		22	ns

## operating characteristics


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	39	pF




#### PARAMETER MEASUREMENT INFORMATION





		•	
PARAI	METER	S1	S2
_	tPZH	Open	Closed
t <sub>en</sub>	tPZL	Closed	Open
	tPHZ	Open	Closed
<sup>t</sup> dis	tPLZ	Closed	Open
t <sub>pd</sub> or	t <sub>t</sub>	Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f = 6$  ns,  $t_f = 6$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SGDS012 - MAY 1999

### PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

