

October 1987 Revised June 2000

CD4010C Hex Buffers (Non-Inverting)

General Description

The CD4010C hex buffers are monolithic complementary MOS (CMOS) integrated circuits. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge. These gates may be used as hex buffers, CMOS to DTL or TTL interface or as CMOS current drivers. Conversion ranges are from 3V to 15V providing $V_{\rm CC} \leq V_{\rm DD}$. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.

Features

■ Wide supply voltage range: 3.0V to 15V

■ Low power: 100 nW (typ.)

■ High noise immunity: 0.45 V_{DD} (typ.)

 \blacksquare High current sinking: 8 mA (min.) at $V_O=0.5V$

capability: and $V_{DD} = 10V$

Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial controls
- Remote metering
- Computers


Ordering Code:

Order Number	Package Number	Package Description
CD4010CM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4010CN	N16F	16-l ead Plastic Dual-In-l ine Package (PDIP) JEDEC MS-001_0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP and SOIC



Schematic Diagram



converter (inverting).

Connect V_{CC} to DTL or TTL supply.

Connect V_{DD} to COS/MOS supply.

Absolute Maximum Ratings(Note 1)

 $\begin{tabular}{lll} \mbox{Voltage at Any Pin (Note 2)} & \mbox{V}_{SS} - 0.3 \mbox{V to V}_{SS} + 15.5 \mbox{V} \\ \mbox{Operating Temperature Range} & -45 \mbox{°C to } + 85 \mbox{°C} \\ \mbox{Storage Temperature Range (T_S)} & -65 \mbox{°C to } + 150 \mbox{°C} \\ \mbox{To to } + 150$

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Operating Range (V_{DD}) $V_{SS} + 3V$ to $V_{SS} + 15V$

Note 1: "Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits."

Note 2: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.

DC Electrical Characteristics

		Test Conditions (Volts)		Limits							T
Symbol	Characteristics			-40°C		+25°C			+85°C		Units
		v _o	V_{DD}	Min	Max	Min	Тур	Max	Min	Max	
I _{CC}	Quiescent Device		5		3		0.03	3		42	μΑ
	Current		10		5	4.	0.05	5		70	μΑ
P_D	Quiescent Device		5		15	SE 34	0.15	15		210	μW
	Dissipation/Package		10		50	13	0.5	50		700	μW
	Output Voltage		5	4 3	0.01	- 46	0	0.01		0.05	V
V_{OL}	LOW Level		10	V 3	0.01	01,	0	0.01		0.05	V
V_{OH}	HIGH Level		5	4.99		4.99	5		4.95		V
			10	9.99	1	9.99	10		9.95		V
	Noise Immunity										
	(All Inputs)										
V_{NL}		V _O ≥ 1.5	5	1.6		1.5	2.25		1.4		V
		V _O ≥ 3.0	10	3.2		3	4.5		2.9		V
V_{NH}		V _O ≥ 3.5	5	1.4		1.5	2.25		1.5		V
		V _O ≥ 7.0	10	2.9		3	4.5		3		V
	Output Drive Current	0.4	5	3.6		3			2.4		mA
I_DN	N-Channel (Note 3)	0.5	10	9.6		8			6.4		mA
I _D P	P-Channel (Note 3)	2.5	5	-1.5		-1.25			-1		mA
		9.5	10	-0.72		-0.6			-0.48		mA
I _{IN}	Input Current						10				pА

Note 3: I_DN and I_DP are tested one output at a time.


AC Electrical Characteristics (Note 4)

 T_A = 25°c, C_L = 15 pF, unless otherwise noted. Typical Temperature coefficient for all values of V_{DD} = 0.3%/°C


		Test (Test Conditions			Limits			
Symbol	Characteristics		V _{DD}	Min	Тур	Max	Units		
			(Volts)						
t _{PHL}	Propagation Delay Time:	$V_{CC} = V_{DD}$	5	_	15	70			
t _{PLH}	HIGH-to-LOW Level (t _{PHL})		10	_	10	40	ns		
		$V_{DD} = 10V$		_	10	35			
		$V_{CC} = 5V$							
	LOW-to-HIGH Level (t _{PLH})	$V_{CC} = V_{DD}$	5	_	50	100			
			10	_	25	70			
		$V_{DD} = 10V$		_	15	40	ns		
		$V_{CC} = 5V$							
t _{THL}	Transition Time:	$V_{CC} = V_{DD}$	5	_	20	60	ns		
t _{TLH}	HIGH-to-LOW Level (t _{THL})		10	_	16	50			
	LOW-to-HIGH Level (t _{TLH})	$V_{CC} = V_{DD}$	5	_	80	160	ns		
			10	_	50	120			
	Input Capacitance (C _I)	Any Input		0	5	_	pF		


Note 4: AC Parameters are guaranteed by DC correlated testing.

Typical Application




Physical Dimensions inches (millimeters) unless otherwise noted







16-Line Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com