
Technical Data

File Number 1786



CD54/74HC4511 CD54/74HCT4511

High-Speed CMOS Logic



BCD-to-7 Segment Latch/ **Decoder/Drivers** DISPLAY 5

Type Features:

- High-output sourcing capability-7.5 mA @ 4.5 V, 10 mA @ 6 V (HC4511)
- Input latches for BCD code storage
- Lamp test and blanking capability

The RCA CD54/74HC4511 and CD54/74HCT4511 are BCD-to-7 segment latch/decoder/drivers having four address inputs (Do-D3), active "Low" blanking and lamp test inputs, and a latch enable input which, when "High", enables the latches to store the BCD inputs. When Latch Enable is "Low", the latches are disabled, making the outputs transparent to the BCD inputs.

These devices have standard-size output transistors but are capable of sourcing (at standard VoH levels) up to 7.5 mA at 4.5 V. The HC types can supply up to 10 mA at 6 V.

The CD54HC/HCT4511 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT4511 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


TRUTH TABLE

ΓĒ	BI	ĪT	D3	D ₂	D1	Do	a	b	C	đ	e	t	g	Display
X	X	L	х	х	х	х	н	н	н	н	н	н	H	8
X	L	H	X	X	х	X	L	L	L	L	L	L	L	Blank
ιL	н	н	L	L	L	L	н	н	н	н	н	н	L	0
L	н	н	L	L	Ł	н	L	н	н	L	L	L	Ł	1
L	н	н	L	L	н	L	н	н	L	н	н	L	н	2
L	H	H	L	L	н	H	н	н	н	н	L	L	н	3
L [H	н	L	н	Ł	L	L.	н	н	L	L	н	н	4
ļι	н	H I	L	н	Ļ	н	н	Ł	н	н	L	н	н	5
L	H	H I	ι	н	н	L	L	Ł	н	н	н	Н	н	6
L	H	[н	L.	н	н	н	н	н	Н	L	Ł	L	L	7
L	H.	ΙH.	[н.	L	L	L	H	Н	н	н	н	н	н	8
L	H.	[н	H	L	L	н	Н	н	н	L	L	н	н	9
L	н	ÌΗ.	Η I	L	н	L	L	Ł	L	L	Ľ	L	Ł	Blank
L	[н	H I	H	Ł	н	н	L	Ł	Ł	L	Ł	L	L	Blank
L	H I	н	H I	н	F	L	L	L.	L	L	Ĺ	L	L	Blank
L	H I	H.	H.	н	L.	н	L	L	L	L	L	L	Ľ	Blank
L	н	H.	н	н	н	L	L	L	L	L	L	Ł	L	Blank
L	H.	ĮΗ.	н	н	н	н	L	L	٤	L	L	L	L	Blank
H H	н	H	Х.	Х	X	Х				•				•
¥ - 1	Jon't	Care												

X = Don't Care. *Depends on BCD code previously appied when LE = L Note: Display is blank for all illegal input codes (BCD > HLLH) **Family Features:**

9205-25087

- Fanout (over temperature range):
- Standard outputs 10 LSTTL loads Bus driver outputs - 15 LSTTL loads Wide operating temperature range: CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics CD54HC/CD74HC types:
- 2 to 6 V operation High noise immunity: NIL=30%, NIH=30% of Vcc; @ Vcc=5 V
- CD54HCT/CD74HCT types: 4.5 to 5.5 V operation Direct LSTTL input logic compatibility VIL=0.8 V max., VIH=2 V min. CMOS input compatibility 1,≤1 µA @ VOL, VOH



TERMINAL ASSIGNMENT

This data sheet is applicable to the CD54HC4511 and CD74HCT4511. The CD54HCT4511 was not acquired from Harris Semiconductor. See SCHS214 for information on the CD74HCT4511.

Technical Data _____

-

CD54/74HC4511 CD54/74HCT4511

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (Vcc):	
(Voltages referenced to ground)	
DC INPUT DIODE CURRENT, IIK (FOR VI < -0.5 V OR VI > Vcc +0.5 V)	
DC OUTPUT DIODE CURRENT, Iok (FOR Vo < -0.5 V OR Vo > Vcc +0.5 V)	±20 mA
DC DRAIN CURRENT, PER OUTPUT (Io) (FOR -0.5 V < Vo < Vcc +0.5 V)	±25 mÅ
DC Vcc OR GROUND CURRENT (Icc)	±50 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	
For T _A = +60 to +85°C (PACKAGE TYPE E)	
For T _A = -55 to +100° C (PACKAGE TYPE F,H)	
For T _A = +100 to +125°C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	
For T _A = +70 to +125°C (PACKAGE TYPE M)	
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE F,H	
PACKAGE TYPE E,M	–40 to +85° C
STORAGE TEMPERATURE (T _{stg})	65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	- %-
with solder contacting lead tips only	
	1 M A




Fig. 1 - Logic diagram.

_Technical Data

CD54/74HC4511 CD54/74HCT4511

STATIC ELECTRICAL CHARACTERISTICS

CD74HC4511/CD54HC4511												C									
CHARACTERISTIC		TEST CONDITIONS		74HC/54HC 74HC 54HC TYPES TYPES TYPES			-	TEST CONDITIO	74HCT/54HCT Types			74HCT TYPES		54HCT Types		UNITS					
		V,	lo	Vcc	-	+25° C			-40/ -55/ +85°C +125°C		v, v,		+25° C			-40/ +85° C		-55/ +125° C			
		v	mA	v	Min	Тур	Max	Min	Max	Min	Max	v	v	Min	Тур	Max	Min	Max	Min	Max	
High-Level				2	1.5	_	+	1.5	-	1.5	_		4.5						Į		
Input Voltage	VIH		:	4.5	3.15		_	3.15	—	3.15	-	-	to	2		-	2	-	2	-	v
				6	4.2	_		4.2		4.2			5.5					 			
Low-Level				2		~	0.5	-	0.5	-	0.5	•	4.5								
Input Voltage	Vil			4.5	_	_	1.35		1.35	-	1.35	-	to	-	-	0.8	-	0.8	-	0.8	v
				6	-	-	1.8	-	1.8	-	1.8		5.5				<u> </u>				
High-Level		Vil		2	1.9	-	<u> -</u>	1.9	-	1.9		Vill				'					v
Output Voltage	Vон	or	-0.02	4.5	4.4		<u> -</u>	4.4		4.4		or	4.5	4.4	-		4.4	-	4,4	-	
CMOS Loads		Vin		6	5.9	—	-	5.9	-	5.9	-2	VIH	<u> </u>	-				<u> </u>			
TTL Loads		Va					 				-	Vil	4.5	3.98		_	3.84		3.7		v
Non-Standard		or	-7.5	4.5	3.98	-	-	3.84		3.7		Or	4.5	3.90	-	-	3.04	-	3.1		
Output		Vін	-10	6	5.48	-		5.34	-	5.2	-	Ин	-	<u> </u>				+			<u> </u>
Low-Level		Vil		2			0.1		0.1	5	0.1	ViL	4.5		_	0.1	_	0.1	_	0.1	v
Output Voltage	Vol	or	0.02	4.5	-	-	0.1	-	0.1	-	0.1	ViH	4.5	-		0.1	_	0.1		0.7	·
CMOS Loads		VIH		6	-	-	0.1	-	0.1		0.1	VIH Vik							<u> </u>	-	
TT 1 1 4 4 4		Viu	4	4.5			0.26		0.33		0.4	or	4.5	_		0.26		0.33	_	0.4	v
TTL Loads		or ViH	5.2	4.5 6	-	_	0.26	-	0.33		0.4	Vin	1.5			0.20		0.00			
Standard Output Input Leakage		VIH	5.2	•	-		0.20		0.33		0.4	Any							<u> </u>	1	······
Current	ե	Vcc			Í]			{		Voitage									
Current	"	or		6	-	-	±0.1	-	±1	-	±1	Between	5.5	-		±0.1	-	±1	-	±1	μA
		Gnd	-				ł					Vcc & Gnd	1								
Quiescent		Vcc				-	+		 			Vcc							1	1	
Device Current	lcc	or	0	6	-	_	8	_	80	_	160	or	5.5	-	_	6	_	80	_	160	μA
Serve Gurrent		Gnd										Gnd			· .						
Additional			1	1	<u> </u>	L	1 <u> </u>	L	1	·								1			
Quiescent Device													4.5					450			
Current per input												Vcc -2.1	to	-	100	360	-	450		490	μA
	∆lcc*												5.5								

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
LT, LE	1.5
BI, Dn	0.3

*Unit Load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μ A max. @ 25° C.

Technical Data

CD54/74HC4511 CD54/74HCT4511

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	LINUTO	
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A =Full Package Temperature Range)			
Vcc:*			
CD54/74HC Types	2	6	
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, VI, Vo	0	Vcc	V
Operating Temperature, TA:			
CD74 Types	-40	+85	
CD54 Types	-55	+125	°C
Input Rise and Fall Times, tr,tr:			1
at 2 V	0	1000	
at 4.5 V	0	500	ns
at 6 V	0	400	

at 6 V		0	400		
Unless otherwise specified, all voltages are referenced to Grou	und.	3 1 3 m	cn		
SWITCHING CHARACTERISTICS (V _{cc} =5 V, T _A =25°C, I	nput (r,tr=6 ns)		TYPICAL	VALUES	
CHARACTERISTIC		CL (pF)	НС	нст	UNITS
Propagation Delay: Dn to Output	трін трні	15	25	25	
LE to Output	tрін tрні	15	23	23	
BI to Output	telн tehl	15	18	18	ns ns
LT to Output	telh tehl	15	13	13	
Power Dissipation Capacitance*	Срр	-	114	110	pF

*CPD is used to determine the dynamic power consumption, per package.

 $P_D = C_{PD} V_{CC}^2 fi + \Sigma C_L V_{CC}^2 f_o$ where f_i = input frequency

fo = output frequency

CL = output load capacitance

Vcc = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION


		LIMITS													
		TEST	25°C -40°C to +85°						°C	-5	1				
CHARACTER	STIC	CONDITIONS	НС		H	НСТ		74HC		74HCT		54HC		54HCT	
		Vcc (V)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
Setup Time,	tsu	2	80	-		-	100	-	- 1	- 1	120	-		-	
D_n to \overline{LE}		4.5	16	-	16		20	_	20	_	24	_	24	-	
		6	14	—		—	17		_	_	20		_		
Hold Time,	tн	2	3	-		- 1	3	-	_	—	3	-	-	-	ns
D _n to LE		4.5	3	—	5	_	3	-	5	_	3	_	5	_	
		6	3	_		_	3		_	_	3		-		
Latch Enable		2	80	-	-	- 1	100		—	—	120			—	
Pulse Width,	tw	4.5	16	_	16	-	20	_	20	_	24		24		MHz
		6	14	_			17		_	_	20	_		_	

_Technical Data


CD54/74HC4511 CD54/74HCT4511

SWITCHING CHARACTERISTICS (CL=50 pF, Input tr, tr=6 ns)


			I					LIM	ITS						
		25°C -40°C to +85°C									-55°C to +125°C				
CHARACTERIS	STIC	Vcc	НС		нст		74HC		74HCT		54HC		54HCT		UNITS
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	· -	
Propagation Delay,	t PLH	2	-	300	-	- 1		375	-		-	450	—	-	
D _n to Output	t PHL	4.5	-	60	-	60		75	-	75	-	90	- 1	90	ns
		6	_	51	-	_		64		-	-	77	—		
	t _{PLH}	2	- 1	270	-	1-	—	340	-	—	-	405		-	
LE to Output	t PHL	4.5	-	54	—	54	-	68	-	68	-	81	-	81	ns
		6	-	46	_	_	_	58		-	-	69	-		
	t _{PLH}	2	- 1	220	-	—	-	275	—	—	-	330	_	-	
BI to Output	t PHL	4.5		44	—	44	_	55	-	55	-	66	-	66	ns
·		6		37	_		_	47	_		—	56	-		
<u> </u>	telH	2	-	160	-	—	-	200	—	-	-	240	-	-	
LT to Output	T PHL	4.5		32	-	33		40	_	41	-	48		50	ns
		6	_	27	_	-		34	—	—	-	41			
	t _{THL}	2	1	75	-	-	—	95	<u>a</u>		-	110	-	-	
Transition Time	tTLH	4.5	_	15		15	_	19	<u>;</u> ДР	19	-	22		22	ns
		6	-	13	-	-	100	16	_	-		19		—	
Input Capacitance	Cı		1 -	10	- 1	10	13	10	G	10	-	10	-	10	pF
<u> </u>		L	•		13	5		3			-				
						C	,o								
									1 - t	w					




Input (Dn, LT) to output propagation delays and output transition times



Input (LE) to output propagation delays and latch enable pulse width



Input (B1) to output propagation delays.



Note

The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveforms showing the data set-up and hold times for Dn input to $\overline{\text{LE}}$ input.

92CM-39899

	54/74HC	54/74HCT
Input Level	Vcc	3 V
Switching Voltage, Vs	50% V _{cc}	1.3 V

Fig. 2 - AC wavelorms.

_ 573

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1999, Texas Instruments Incorporated