

Data sheet acquired from Harris Semiconductor SCHS160C

August 1997 - Revised October 2003

#### Features

- Common Clock and Asynchronous Reset on Four D-Type Flip-Flops
- Positive Edge Pulse Triggering
- Complementary Outputs
- Buffered Inputs
- Fanout (Over Temperature Range)
  - Standard Outputs ..... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range .... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility, V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1µA at V<sub>OL</sub>, V<sub>OH</sub>

#### Description

The 'HC175 and 'HCT175 are high speed Quad D-type Flip-Flops with individual D-inputs and Q,  $\overline{Q}$  complementary outputs. The devices are fabricated using silicon gate CMOS technology. They have the low power consumption

# CD54HC175, CD74HC175, CD54HCT175, CD74HCT175

# High-Speed CMOS Logic Quad D-Type Flip-Flop with Reset

advantage of standard CMOS ICs and the ability to drive 10 LSTTL devices.


Information at the D input is transferred to the Q,  $\overline{Q}$  outputs on the positive going edge of the clock pulse. All four Flip-Flops are controlled by a common clock (CP) and a common reset ( $\overline{MR}$ ). Resetting is accomplished by a low voltage level independent of the clock. All four Q outputs are reset to a logic 0 and all four  $\overline{Q}$  outputs to a logic 1.

#### **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD54HC175F3A	-55 to 125	16 Ld CERDIP
CD54HCT175F3A	-55 to 125	16 Ld CERDIP
CD74HC175E	-55 to 125	16 Ld PDIP
CD74HC175M	-55 to 125	16 Ld SOIC
CD74HC175MT	-55 to 125	16 Ld SOIC
CD74HC175M96	-55 to 125	16 Ld SOIC
CD74HCT175E	-55 to 125	16 Ld PDIP
CD74HCT175M	-55 to 125	16 Ld SOIC
CD74HCT175MT	-55 to 125	16 Ld SOIC
CD74HCT175M96	-55 to 125	16 Ld SOIC


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

#### Pinout



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated



#### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub>
DC Input Diode Current, I <sub>IK</sub>
For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V
DC Output Diode Current, I <sub>OK</sub>
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ±20mA
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$
DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub> ±50mA

# **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
E (PDIP) Package	67
M (SOIC) Package	73
Maximum Junction Temperature	
Maximum Storage Temperature Range6	5 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	
(SOIC - Lead Tips Only)	

#### **Operating Conditions**

Temperature Range (T <sub>A</sub> )
Supply Voltage Range, V <sub>CC</sub>
HC Types
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Sent M

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

		TEST CONDITIONS			2 <b>5°</b> C			-40 <sup>o</sup> C TO +85 <sup>o</sup> C		-55°C TO 125°C			
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
HC TYPES													
High Level Input	V <sub>IH</sub>		-	2	1.5	-	-	1.5	-	1.5	-	V	
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V	
				6	4.2	-	-	4.2	-	4.2	-	V	
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V	
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V	
				6	-	-	1.8	-	1.8	-	1.8	V	
High Level Output V <sub>OH</sub> Voltage CMOS Loads	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V		
		VIL	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V	
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V	
High Level Output			-4	4.5	3.98	-	-	3.84	-	3.7	-	V	
Voltage TTL Loads				-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	V	
Voltage CMOS Loads		VIL	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V	
0			0.02	6	-	-	0.1	-	0.1	-	0.1	V	
Low Level Output			4	4.5	-	-	0.26	-	0.33	-	0.4	V	
Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V	
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μA	
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μA	

		TEST CONDITIONS			25 <sup>0</sup> C			-40°C TO +85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES			-	-		-	-			_	-	_
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	VIL	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	A.S.	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> to GND	0	5.5	-	. *	±0.1	C	±1	-	±1	μΑ
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	- 13	2	08		80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	∆I <sub>CC</sub> (Note 2)	V <sub>CC</sub> -2.1		4.5 to 5.5		100	360	-	450	-	490	μA

NOTES:

2. For dual-supply systems theoretical worst case ( $V_1$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

#### HCT Input Loading Table

INPUT	UNIT LOADS
MR	1
СР	0.60
D	0.15

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g.  $360\mu A$  max at  $25^{\circ}C$ .

#### Prerequisite For Switching Specifications

	TEST	TEST Vcc		25°C		-40°C TO 85°C		-55°C TO 125°C		
SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
t <sub>w</sub>	-	2	80	-	-	100	-	120	-	ns
		4.5	16	-	-	20	-	24	-	ns
		6	14	-	-	17	-	20	-	ns
t <sub>w</sub>	-	2	80	-	-	100	-	120	-	ns
		4.5	16	-	-	20	-	24	-	ns
		6	14	-	-	17	-	20	-	ns
	t <sub>w</sub>	t <sub>w</sub> -	SYMBOL CONDITIONS (V)   t <sub>w</sub> - 2   4.5 4.5	SYMBOL CONDITIONS CONDITIONS CONDITIONS MIN   tw - 2 80 4.5 16 6 14   tw - 2 80 4.5 16 6 14   tw - 2 80 4.5 16 6 14	SYMBOL TEST CONDITIONS V <sub>CC</sub> (V) MIN TYP   t <sub>w</sub> - 2 80 -   4.5 16 - 6 14 -   t <sub>w</sub> - 2 80 - - 4.5 16 -   t <sub>w</sub> - 2 80 - - 4.5 16 -   t <sub>w</sub> - 2 80 - - 4.5 16 -	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

		TEST	Vcc		25 <sup>0</sup> C		-40 <sup>0</sup> C T	O 85 <sup>0</sup> C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Setup Time, Data to Clock	ts∪	-	2	80	-	-	100	-	120	-	ns
			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
Hold Time, Data to Clock	t <sub>H</sub>	-	2	5	-	-	5	-	5	-	ns
			4.5	5	-	-	5	-	5	-	ns
			6	5	-	-	5	-	5	-	ns
Removal Time, $\overline{MR}$ to Clock	t <sub>REM</sub>	-	2	5	-	-	5	-	5	-	ns
			4.5	5	-	-	5	-	5	-	ns
			6	5	-	-	5	-	5	-	ns
Clock Frequency	f <sub>MAX</sub>	-	2	6	-	-	5	-	4	-	MHz
			4.5	30	-	-	25	-	20	-	MHz
			6	35	-	-	29	-	23	-	MHz
HCT TYPES							-				
Clock Pulse Width	t <sub>w</sub>	-	4.5	20	- 10	1	25	-	30	-	ns
MR Pulse Width	t <sub>w</sub>	-	4.5	20	1. 1	N T	25	-	30	-	ns
Setup Time Data to Clock	ts∪	-	4.5	20	2	2	25	-	30	-	ns
Hold Time Data to Clock	t <sub>H</sub>	-	4.5	5	c.C		5	-	5	-	ns
Removal Time MR to Clock	t <sub>REM</sub>		4.5	5	-	-	5	-	5	-	ns
Clock Frequency	f <sub>MAX</sub>		4.5	25	-	-	20	-	16	-	MHz

# Switching Specifications Input tr, tf = 6ns

		TEST		25 <sup>0</sup> C		-40°C TO 85°C	-55 <sup>0</sup> C TO 125 <sup>0</sup> C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	TYP	МАХ	MAX	MAX	UNITS
HC TYPES								
Propagation Delay, Clock to $Q$ or $\overline{Q}$	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	175	220	265	ns
QorQ			4.5	-	35	44	53	ns
			6	-	30	37	45	ns
		C <sub>L</sub> = 15pF	5	14	-	-	-	ns
Propagation Delay, MR to Q or Q	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	175	220	265	ns
			4.5	-	35	44	53	ns
			6	-	30	37	45	ns
		C <sub>L</sub> = 15pF	5	14	-	-	-	ns
Output Transition Times	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	75	95	110	ns
			4.5	-	15	19	22	ns
			6	-	13	16	19	ns
Input Capacitance	C <sub>IN</sub>	-	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	65	-	-	-	pF

		TEST		25	°C	-40°C TO 85°C	-55 <sup>0</sup> C TO 125 <sup>0</sup> C	UNITS
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	TYP	MAX	MAX	МАХ	
HCT TYPES					-			
Propagation Delay, Clock to Q or $\overline{Q}$	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50 pF$	4.5	-	33	41	50	ns
		C <sub>L</sub> = 15pF	5	13	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	35	44	53	ns
$\overline{MR}$ to Q or $\overline{Q}$		C <sub>L</sub> = 15pF	5	17	-	-	-	ns
Output Transition Times	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	15	19	22	ns
Input Capacitance	C <sub>IN</sub>	-	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	67	-	-	-	pF

NOTES:


3.  $C_{PD}$  is used to determine the dynamic power consumption, per flip-flop.

4.  $P_D = V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 + f_O)$  where  $f_i =$  Input Frequency,  $f_O =$  Input Frequency,  $C_L =$  Output Load Capacitance,  $V_{CC} =$  Supply Voltage.

逐步

om.

## Test Circuits and Waveforms







FIGURE 1. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS





# PACKAGE OPTION ADDENDUM

9-Oct-2007

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-8970101EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC175F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HCT175F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74HC175E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC175EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC175M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC175M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC175M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC175M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC175ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC175MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC175MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC175MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC175MTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT175EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT175M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT175MTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:





9-Oct-2007

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

3-5

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE MATERIALS INFORMATION**

4-Oct-2007

#### TAPE AND REEL BOX INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPES




Device	Package	Pins		Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC175M96	D	16	SITE 27	330	16	6.5	10.3	2.1	8	16	Q1
CD74HCT175M96	D	16	SITE 27	330	16	6.5	10.3	2.1	8	16	Q1



# PACKAGE MATERIALS INFORMATION

4-Oct-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)	
CD74HC175M96	D	16	SITE 27	342.9	336.6	28.58	
CD74HCT175M96	D	16	SITE 27	342.9	336.6	28.58	

#### J (R-GDIP-T\*\*) 14 LEADS SHOWN

## CERAMIC DUAL IN-LINE PACKAGE

PINS \*\* 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В А (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)C MIN 7 0.245 0.245 0.220 0.245 0.065 (1,65) 0.045 (1,14) (6, 22)(6, 22)(5, 59)(6, 22)0.060 (1,52) - 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0°-15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03


NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.

- $\triangle$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



All linear dimensions are in inches (millimeters). NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- 🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated