SONY

CXA3627ER

All Band Tuner IC with On-chip PLL

Description

The CXA3627ER is a monolithic TV tuner IC which integrates local oscillator and mixer circuits for VHF band, local oscillator and mixer circuits for UHF band, an IF amplifier and a tuning PLL onto a single chip, enabling further miniaturization of the tuner by adopting a small package.

Features

- Low power consumption (5V, 63mA typ.)
- Low noise figure, low distortion characteristics
- High gain/low gain selectable
- Supports IF double-tuned/adjacent channel trap
- Balanced oscillator circuits with excellent oscillation stability
- On-chip PLL supports I2C bus
- On-chip high voltage drive transistor for charge pump
- Frequency step selectable from 31.25, 50 or 62.5kHz (when using a 4MHz crystal)
- · Low-phase noise synthesizer
- On-chip 4-output band switch (output voltage: 5V, current capacity: 13mA)
- 32-pin VQFN small package
- UHF band switch output switchable

Applications

- TV tuners
- VCR tuners
- CATV tuners

Structure

Bipolar silicon monolithic IC

32 pin VQFN (Plastic)

Absolute Maximum Ratings

| Supply voltage | VCC | -0.3 to $+5.5$ | V |
|---|-------|----------------|----|
| Operating temperature | Topr | -25 to +75 | °C |
| Storage temperature | Tstg | -55 to +150 | °C |
| • Allowable power dissipa | ition | | |
| 0 | PD | 610 | mW |


Operating Conditions

Supply voltage Vcc 4.75 to 5.30 \

Note: This IC has pins whose electrostatic discharge strength is weak as the operating frequency is high and the high-frequency process is used for this IC. Take care of handling the IC.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration



Pin Description

| Pin No. | Symbol | Pin voltage [V] | Equivalent circuit | Description |
|------------|---------|--|--------------------------------------|--|
| 1 | IFIN1 | 2.0 | 3 1.6k 2 1.6k | IF inputs. These pins must be connected |
| 2 | IFIN2 | | | to the mixer outputs via coupling capacitance. |
| 3 | Vcc | _ | | Power supply. |
| 4 | MIXOUT1 | | 4 5 0 0 | Mixer outputs. These pins output the signal in open collector format, and they |
| 5 | MIXOUT2 | | | must be connected to the power supply via a load. |
| 6 | GND1 | | _ | Analog circuit GND. |
| 7 | VHFIN | 2.4 during VHF reception 0.0 during UHF reception | 3 15p 10k 15p 100 W W | VHF input. The input format is unbalanced input. |
| 8 | ВҮР | 3.8 (when open) | | VHF input GND and selection of band switching. GND: BS4 UHF Open: BS3 UHF |

| Pin No. | Symbol | Pin voltage [V] | Equivalent circuit | Description |
|------------|-----------|---|-----------------------|--|
| 9 | BS4 | | 3 | |
| 25 | BS3 | High: 4.9 | 9 25 100k \$ \$ | Band switch outputs. |
| 31 | BS1 | Low: 0.0 | 3 | This pin corresponding to the selected band goes High. |
| 32 | BS2 | | 31) | % |
| 10 | UHFIN1 | 0.0 during VHF reception | 3 10 11 | UHF inputs. Input a balanced signal to Pins 14 and 15, or ground |
| 11 | UHFIN2 | 2.3 during UHF reception | 3k 3k 5 W | either of Pin 14 or 15 with a capacitor and input the signal to the other pin. |
| 12 | NC | | _ | |
| 13 | VOSCB1 | 2.3 during VHF reception 2.5 during UHF reception | 16 (15) (14) (13) | |
| 14 | 14 VOSCC1 | CC1 4.0 during VHF reception Vcc during UHF reception Vcc during UHF reception | | External resonance circuit |
| 15 | VOSCC2 | 4.0 during VHF reception Vcc during UHF reception | 5k | connection for VHF oscillator. |
| 16 | VOSCB2 | 2.3 during VHF reception 2.5 during UHF reception | मा मा मा | |

| Pin No. | Symbol | Pin voltage [V] | Equivalent circuit | Description |
|------------|--------|--|--|---|
| 17 | UOSCB1 | 2.4 during VHF reception 2.2 during UHF reception | <u> </u> | |
| 18 | UOSCE1 | 2.0 during VHF reception 1.5 during UHF reception | 20 19 (18) (17) | External resonance circuit |
| 19 | UOSCE2 | 2.0 during VHF reception 1.5 during UHF reception | 3k \$3k | connection for UHF oscillator. |
| 20 | UOSCB2 | 2.4 during VHF reception 2.2 during UHF reception | मा मा मा मा | |
| 24 | GND2 | _ | _ | PLL circuit GND. |
| 22 | VT | _ | 3 23 22 | Varicap drive voltage output. This pin outputs the signal in open collector format, and it must be connected to the tuning power supply via a load. |
| 23 | СРО | 2.0 | | Charge pump output. Connects the loop filter. |
| 24 | REFOSC | 4.4 | 3 30k \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ | Crystal connection for reference oscillator. |
| 26 | ADSW | 1.25 (when open) | 3 \$150k 26 \$50k 5p 7777777777777777777777777777777777 | Address selection. Controls address bits 1 and 2. |

| Pin No. | Symbol | Pin voltage [V] | Equivalent circuit | Description |
|------------|--------|-----------------|------------------------------------|--------------|
| 27 | IFOUT | 2.8 | (27) (27) | IF output. |
| 28 | NC | _ | <u> </u> | |
| 29 | SCL | _ | 3 40k 29 | Clock input. |
| 30 | SDA | | 30 40k W 40k 7/17 7/17 | Data input. |

Electrical Characteristics (See the Electrical Characteristics Measurement Circuit.)

Circuit Current

 $(Vcc = 5V, IFVcc = 5V, Ta = 25^{\circ}C)$

| Item | Symbol | Measurement conditions | | Тур. | Max. | Unit |
|-----------------|--------|---|----|------|------|------|
| Circuit aumant | Iccv | Vcc current Band switch output open during VHF operation | 41 | 64 | 88 | mA |
| Circuit current | Iccu | Vcc current Band switch output open during UHF operation | 40 | 63 | 87 | mA |

OSC/MIX/IF Amplifier Block

| Item | Symbol | Measurement conditions | Min. | Тур. | Max. | Unit |
|--------------------|--------|---|------|------|------|------|
| | CG1 | VHF operation fRF = 55MHz High gain mode | 19.0 | 22.0 | 25.0 | dB |
| | CG2 | VHF operation fRF = 360MHz High gain mode | 19.5 | 22.5 | 25.5 | dB |
| | CG3 | UHF operation fRF = 360MHz High gain mode | 23.0 | 26.0 | 29.0 | dB |
| Conversion gain*1 | CG4 | UHF operation fRF = 800MHz High gain mode | 23.0 | 26.0 | 29.0 | dB |
| Conversion gain | CG5 | VHF operation fre = 55MHz Low gain mode | 17.0 | 20.0 | 23.0 | dB |
| | CG6 | VHF operation fRF = 360MHz Low gain mode | 17.5 | 20.5 | 23.5 | dB |
| | CG7 | UHF operation fre = 360MHz Low gain mode | 21.0 | 24.0 | 27.0 | dB |
| | CG8 | UHF operation fre = 800MHz Low gain mode | 21.0 | 24.0 | 27.0 | dB |
| | NF1 | VHF operation fre = 55MHz High gain mode | C. | 12 | 15 | dB |
| | NF2 | VHF operation fre = 360MHz High gain mode | | 12 | 15 | dB |
| | NF3 | UHF operation fRF = 360MHz High gain mode | | 10 | 13 | dB |
| Noise figure*1, *2 | NF4 | UHF operation fre = 800MHz High gain mode | | 11 | 14 | dB |
| Noise ligure 1, 12 | NF5 | VHF operation fre = 55MHz Low gain mode | | 13 | 16 | dB |
| | NF6 | VHF operation fRF = 360MHz Low gain mode | | 13 | 16 | dB |
| | NF7 | UHF operation fre = 360MHz Low gain mode | | 11 | 14 | dB |
| | NF8 | UHF operation fre = 800MHz Low gain mode | | 12 | 15 | dB |
| | CM1 | VHF operation fD = 55MHz fUD = ±12MHz (30% AM) High gain mode | 99 | 103 | | dΒμ |
| | CM2 | VHF operation fd = 360MHz fud = ±12MHz (30% AM) High gain mode | 99 | 103 | | dΒμ |
| | СМЗ | UHF operation fD = 360MHz fUD = ±12MHz (30% AM) High gain mode | 97 | 101 | | dΒμ |
| 1% cross | CM4 | UHF operation fD = 800MHz fUD = ±12MHz (30% AM) High gain mode | 94 | 98 | | dΒμ |
| modulation 1*1, *3 | CM5 | VHF operation fD = 55MHz fUD = ±12MHz (30% AM) Low gain mode | 100 | 104 | | dΒμ |
| | CM6 | VHF operation fD = 360MHz fUD = ±12MHz (30% AM) Low gain mode | 100 | 104 | | dΒμ |
| | CM7 | UHF operation fp = 360MHz fup = ±12MHz (30% AM) Low gain mode | 98 | 102 | | dΒμ |
| | CM8 | UHF operation fD = 800MHz fUD = ±12MHz (30% AM) Low gain mode | 94 | 98 | | dΒμ |
| Maximum output | Pomax | 50Ω load, saturation output | 8 | 11 | | dBm |

| Item | Symbol | Measurement conditions | Min. | Тур. | Max. | Unit |
|-----------------------------|--------|--|------|------|------|--------|
| | ∆fsw1 | VHF operation fosc = 100MHz Δf from 3s to 3min after switch ON | | | ±200 | kHz |
| Switch ON drift (PLL not | ∆fsw2 | VHF operation fosc = 405MHz Δf from 3s to 3min after switch ON | | | ±650 | kHz |
| operating) *4 | ∆fsw3 | UHF operation fosc = 405MHz Δf from 3s to 3min after switch ON | | | ±350 | kHz |
| | ∆fsw4 | UHF operation fosc = 845MHz Δf from 3s to 3min after switch ON | | | ±400 | kHz |
| | ∆fst1 | VHF operation fosc = 100MHz Δf when Vcc 5V changes ±5% | | | ±100 | kHz |
| Supply voltage drift | ∆fst2 | VHF operation fosc = 405MHz Δf when Vcc 5V changes ±5% | | | ±350 | kHz |
| (PLL not operating) *4 | ∆fst3 | UHF operation fosc = 405MHz Δf when Vcc 5V changes ±5% | | | ±100 | kHz |
| | ∆fst4 | UHF operation fosc = 845MHz Δf when Vcc 5V changes ±5% | | | ±100 | kHz |
| Oscillator phase | C/N1 | VHF operation 10kHz offset CP = 1 Phase comparison frequency = 31.25kHz | 80 | | | dBc/Hz |
| noise | C/N2 | UHF operation 10kHz offset CP = 1 Phase comparison frequency = 31.25kHz | 80 | | | dBc/Hz |

^{*1} Value measured with untuned input.

^{*2} NF meter direct-reading value (DSB measurement).

^{*3} Value with a desired reception signal input level of -30dBm, an interference signal of 100kHz/30% AM, and an interference signal level where S/I = 46dB measured with a spectrum analyzer.

^{*4} Value when the PLL is not operating.


PLL Block

| Item | Symbol | Measurement conditions | Min. | Тур. | Max. | Unit |
|-----------------------------|---------|---|------|------|------|------|
| Look up time | LUT1 | VHF operation CP = 1 fosc 100MHz ↔ fosc 405MHz | | | 50 | ms |
| Lock-up time | LUT2 | UHF operation $CP = 1$ fosc 405MHz \leftrightarrow fosc 845MHz | | | 50 | ms |
| Reference leak | REFL | Phase comparison frequency = 31.25kHz CP = 1 | 50 | | | dBc |
| CL and DA inputs | | | I | | | |
| "H" level input voltage | VIH | | 3 | | Vcc | V |
| "L" level input voltage | VIL | | GND | | 1.5 | V |
| "H" level input current | Іін | VIH = VCC | | 0 | -0.1 | μA |
| "L" level input current | lıL | VIL = GND | | -0.2 | -4 | μA |
| AD input | | | | 1 | | |
| "H" level input voltage | VIH | | 3 | | Vcc | V |
| "L" level input voltage | VIL | | GND | | 1 | V |
| "H" level input current | Іін | VIH = VCC | 2_ | 100 | 200 | μA |
| "L" level input current | lıL | VIH = VCC VIL = GND | , /h | -35 | -100 | μA |
| SDA output | | 2 13 | CL | | | |
| "H" output leak current | ISDALK | Vin = 5.5V | | | 5 | μA |
| "L" output voltage | VSDAL | Sink = -3mA | GND | | 0.4 | V |
| CPO (charge pump) | | | ı | | | |
| Output current 1 | ICPO1 | When CP = 0 is selected | ±30 | ±50 | ±80 | μA |
| Leak current 1 | LeakCP1 | When CP = 0 is selected | | | 30 | nA |
| Output current 2 | ICPO2 | When CP = 1 is selected | ±120 | ±200 | ±320 | μA |
| Leak current 2 | LeakCP2 | When CP = 1 is selected | | | 100 | nA |
| VT (VC voltage output) | | | | | | |
| Maximum output voltage | Vтн | | | | 34 | V |
| Minimum output voltage | VTL | Sink current = 1mA | | 0.15 | 0.8 | V |
| REFOSC | - | | | | | |
| Oscillation frequency range | Fxtosc | | 3 | | 12 | MHz |
| Input capacitance | Схтоѕс | | 22 | 24 | 26 | pF |
| Negative resistance | RNEG | Crystal source impedance free = 4MHz | -1 | -3 | | kΩ |
| Band SW | | | | 1 | | |
| Output current | IBS | When ON | | | -13 | mA |
| Saturation voltage | VSAT | When ON Source current = 13mA | | 250 | 330 | mV |
| Leak current | LeakBS | When OFF IFVcc = 5.5V | | 0.5 | 3 | μA |


| Item | Symbol | Measurement conditions | Min. | Тур. | Max. | Unit |
|-----------------------------------|----------------|------------------------|------|------|------|------|
| Bus timing (I ² C bus) | | | • | | | |
| SCL clock frequency | fscL | | 0 | | 400 | kHz |
| Start waiting time | tw;sta | | 1300 | | | ns |
| Start hold time | t H;STA | | 600 | | | ns |
| Low hold time | tLOW | | 1300 | | | ns |
| High hold time | t HIGH | | 600 | | | ns |
| Start setup time | ts;sta | | 600 | | | ns |
| Data hold time | t H;DAT | | 0 | | 900 | ns |
| Data setup time | ts;dat | | 600 | | | ns |
| Rise time | t R | | | | 300 | ns |
| Fall time | tF | | | | 300 | ns |
| Stop setup time | ts;sto | | 600 | | | ns |



Electrical Characteristics Measurement Circuit



Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Description of Functions

The CXA3627ER is the terrestrial TV broadcasting tuner IC which converts frequencies to IF in order to tune and detect only the desired reception frequency of VHF and UHF band signals.

In addition to the mixer, local oscillation and IF amplifier circuits required for frequency conversion to IF, this IC also integrates a PLL circuit for local oscillation frequency control onto a single chip.

The functions of the various circuits are described below.

1. Mixer circuit

This circuit outputs the frequency difference between the signal input to VHFIN or UHFIN and the local oscillation signal.

2. Local oscillation circuit

A VCO is formed by externally connecting an LC resonance circuit composed of a varicap diode and inductance.

3. IF amplifier circuit

This circuit amplifies the mixer IF output, and consists of an amplifier stage and low impedance output stage.

4. PLL circuit

This PLL circuit fixes the local oscillation frequency to the desired frequency. It consists of a programmable divider, reference divider, phase comparator, charge pump and reference oscillator. The control format supports the I²C bus format.

The frequency steps of 31.25, 50 or 62.5kHz can be selected by the I²C bus data-based reference divider frequency division setting value.

5. Band switch circuit

The CXA3627ER has four sets of built-in PNP transistors for switching between the VL, VH and UHF bands and for switching the FM trap, etc. These PNP transistors can be controlled by the bus data.

The emitters for these PNP transistors are connected to the power supply pin (Vcc), and are ON and output 5V when the bus data is "1 (H)".

Two types of relations of the bus data and the IC internal OSC/MIX circuits operation are available as shown below. These relations can be selected by grounding or leaving open Pin 8 (BYP).

BYP: Grounding

| | Band S | W data | | MIX circuit | | | OSC circuit | | |
|-----|--------|--------|-----|-------------|-----|-----|-------------|--|--|
| BS1 | BS2 | BS3 | BS4 | VHF | UHF | VHF | UHF | | |
| * | * | * | 0 | 0 | Х | 0 | Х | | |
| * | * | * | 1 | Х | 0 | Х | 0 | | |

BYP: Open

| Band SW data | | | | MIX | circuit | OSC circuit | |
|--------------|-----|-----|-----|-----|---------|-------------|-----|
| BS1 | BS2 | BS3 | BS4 | VHF | UHF | VHF | UHF |
| * | * | 0 | * | 0 | Х | 0 | Х |
| * | * | 1 | * | Х | 0 | Х | 0 |

^{*:} Don't care O: Operating X: Not operating

Description of Analog Block Operation (See the Electrical Characteristics Measurement Circuit.)

VHF oscillator circuit

• This is the differential amplifier-type oscillator circuit. Pins 13 and 16 are base and Pins 14 and 15 are collector. Pins 13, 15 and Pins 16, 14 have the in-phase input/output relation respectively.

This circuit is oscillated with the positive feedback applied by connecting the output to the input via the coupling capacitor and the feedback capacitor.

Oscillation frequency is varied by connecting an LC parallel resonance circuit including a varicap and controlling the voltage applied to the varicap.

VHF mixer circuit

- The mixer circuit employs a double balanced mixer with little local oscillation signal leakage.
 - The input format is base input type, with Pin 8 grounded either directly or via a capacitor and the RF signal input to Pin 7.
 - (Pin 8 can also be used to select VHF/UHF switching mode with the BS3/BS4 data.)
- The RF signal is fed from the oscillator, converted to IF frequency and output from Pins 4 and 5. Pins 4 and 5 are open collectors, so external power feed is necessary. Also, connect single-tuned filters to Pins 4 and 5.

UHF oscillator circuit

- The oscillator circuit is designed so that two collector ground type Colpitts oscillators perform differential oscillation operation via an LC resonance circuit including a varicap.
- Resonance capacitance is connected between Pins 17 and 18, Pins 18 and 19, and Pins 19 and 20, and an LC resonance circuit including a varicap is connected between Pins 17 and 20.

UHF mixer circuit

- This circuit employs a double balanced mixer like the VHF mixer circuit.
 The input format is base input type, with Pins 10 and 11 as the RF input pins. The input method can be selected from balanced input consisting of differential input to Pins 10 and 11 or unbalanced input consisting
- Pins 4 and 5 are the mixer outputs. Pins 4 and 5 are open collectors, so external power feed is necessary. Also, connect single-tuned filters to Pins 4 and 5.

IF amplifier circuit

Pins 1 and 2 are the IF amplifier inputs, and the input impedance is approximately 1.6kΩ.

of grounding Pin 10 via a capacitor and input to Pin 11.

- The signals frequency converted by the mixer are output from Pins 4 and 5, and Pins 4 and 5 are connected
 to Pins 1 and 2 via capacitors. (An adjacent channel trap circuit can be formed by connecting LC parallel
 circuits in place of capacitors.)
- The signal amplified by the IF amplifier is output from Pin 27. The output impedance is approximately 10Ω .

Description of PLL Block

This IC is controlled by the I²C bus.

The PLL of this IC performs high-speed phase comparison, providing low reference leak and quick lock-up time characteristics.

During power on, the power-on reset circuit operates to initialize the frequency data to all "0" and the band data to all "OFF". Power-on reset is performed when $Vcc \ge 3.2V$ at room temperature (Ta = 25°C).

1) Address setting

Up to four addresses can be selected by the hardware bit settings, so that multiple PLL can exist within one system.

The responding address can be set according to the ADSW pin voltage.

Address

| 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | R/W |
|---|---|---|---|---|-----|-----|-----|

Hardware bits

| ADSW pin voltage | MA1 | MA0 |
|--------------------------|-----|-----|
| 0 to 0.1Vcc | 0 | 0 |
| OPEN or 0.2Vcc to 0.3Vcc | 0 | 1 |
| 0.4Vcc to 0.6Vcc | 1 | 0 |
| 0.9Vcc to Vcc | 1 |)1 |



2) Frequency data setting

The VCO lock frequency is obtained according to the following formula.

 $fosc = 2 \times fref \times (32M + S)$

fosc: local oscillator frequency

fref: phase comparison frequency

M: main divider frequency division ratio

S: swallow counter frequency division ratio

The variable frequency division ranges of M and S are as follows, and are set as binary.

 $S < M \le 1023$

 $0 \le S \le 31$

SONY

3) Control format

When performing control for this IC, byte 1 contains the address data, bytes 2 and 3 contain the frequency data, byte 4 contains the control data, and byte 5 contains the band switch data.

These data are latch transferred in the manner of byte 1, byte 2 + byte 3, and byte 4 + byte 5.

When the correct address is received and acknowledged, the data is recognized as frequency data if the first bit of the next byte is "0", and as control data and band switch data if this bit is "1".

Also, when data transmission is stopped part-way, the previously programmed data is valid. Therefore, once the control and band switch data have been programmed, 3-byte commands consisting of the address and frequency data are possible.

Further, even if the I²C bus stop conditions are not met, data can be input by sending the start conditions and the new address.

The control format is as shown in the table below.

Slave Receiver

| | MSB | | | | | | | LSB | |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|---|
| Mode | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
| Address byte | 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | 0 | Α |
| Divider byte1 | 0 | M9 | M8 | M7 | M6 | M5 | M4 | М3 | Α |
| Divider byte2 | M2 | M1 | MO | S4 | S3 | S2 | S1 | S0 | Α |
| Control byte | 1 | CP | GC | CD | X | R1 | R0 | OS | Α |
| Band SW byte | Х | Х | X | X | BS4 | BS3 | BS2 | BS1 | А |

X: Don't care

A: Acknowledge bit

MA0, MA1: address setting

M0 to: main divider frequency division ratio setting S0 to: swallow counter frequency division ratio setting

CD: charge pump OFF (when "1")
OS: varicap output OFF (when "1")

CP: charge pump current switching (200µA when "1", 50µA when "0")

GC: gain switching (IC gain reduced by 2dB when "1")

BS1 to BS4: band switch control (output PNP transistor ON when "1")

R0, R1: reference divider frequency division ratio setting (See the Reference Divider Frequency


Division Ratio Table.)

Reference Divider Frequency Division Ratio Table

| R1 | R0 | Reference Divider |
|----|----|-------------------|
| 0 | 1 | 256 |
| 1 | 1 | 128 |
| Х | 0 | 160 |

X: Don't care

I²C Bus Timing Chart



ts;sta = Start setup time

tw;sta = Start waiting time th;sta = Start hold time

tLow = Low clock pulse width thigh = High clock pulse width ts;DAT = Data setup time


th;DAT = Data hold time ts;sto = Stop setup time


= Rise time tκ

= Fall time



Example of Representative Characteristics





9

12

15


18


4.6


0


3


Conversion gain vs. Reception frequency (Untuned input) 40 40 FIF = 45MHz High gain mode VHF (High) VHF (Low) 10 100 200 300 400 500 600 700 800 900 Reception frequency (Untuned input)

















Tuning Response Time






UHF 413MHz \rightarrow UHF 847MHz







VHF (High) 395MHz \rightarrow VHF (Low) 95MHz




UHF 847MHz \rightarrow UHF 413MHz






IF output spectrum







REF = -10.0dBm10dB/div




REF = -0.0dBm10dB/div




VHF Input Impedance






IF Output Impedance



Package Outline Unit: mm

32PIN VQFN (PLASTIC)



ranges of 0.1mm and 0.25mm from the end of a terminal.

PACKAGE STRUCTURE

| | | PACKAGE MATERIAL | EPOXY RESIN |
|------------|----------------------|------------------|----------------|
| SONY CODE | VQFN-32P-03 | LEAD TREATMENT | SOLDER PLATING |
| EIAJ CODE | P-VQFN32-4.4X4.4-0.4 | LEAD MATERIAL | COPPER ALLOY |
| JEDEC CODE | | PACKAGE MASS | 0.05g |

LEAD PLATING SPECIFICATIONS

| ITEM | SPEC. | |
|--------------------|-----------------|--|
| LEAD MATERIAL | COPPER ALLOY | |
| SOLDER COMPOSITION | Sn-Bi Bi:1-4wt% | |
| PLATING THICKNESS | 5-18μm | |