CXA3268AR

Driver/Timing Generator for Color LCD Panels

Description

The CXA3268AR is an IC designed to drive the color LCD panels ACX300, ACX301, ACX302 and ACX703.

This IC greatly reduces the number of peripheral circuits and parts by incorporating a RGB driver and timing generator for video signals onto a single chip. This chip has a built-in serial interface circuit and electronic attenuators which allow various settings to be performed by microcomputer control, etc.

Features

- Color LCD panel ACX300, ACX301, ACX302 and ACX703 driver
- Supports NTSC and PAL systems
- Supports 16:9 wide display (letter box and pulse elimination display)
- Supports Y/color difference and RGB inputs
- Supports OSD input (digital input)
- Power saving function
- Serial interface circuit
- Electronic attenuators (D/A converter)
- Trap and LPF (f0, fc variable)
- COMMON and PSIG output circuits
- Sharpness function
- 2-point γ correction circuit
- R, G, B signal delay time adjustment circuit
- D/A output pin (0 to 3V, 8 level output)
- Output polarity inversion circuit
- Supports AC drive for LCD panel during no signal

Applications

Compact LCD monitors, etc.

Absolute Maximum Ratings (Ta = 25°C)

 Supply voltage 	Vcc1	6	V
	Vcc2	15	V
	Vcc3	15	V
	Vdd	5.5	V

 Analog input pin voltage VINA (Pins 57, 58 and 59)

	GND - 0.3 to $Vcc1 + 0.3$				
VINA (Pins 3, 69)	Vcc1	V			
VINA (Pin 30)	1.5 to Vcc2 - 4	V			
VINA (Pin 71)	0.9	√р-р			
VINA (Pins 70, 72)	8.0	√р-р			



• Digital input pin voltage

VIND (other than Pins 5, 10, 14, 15 and 16)

Vss - 0.3 to Vdd + 0.3 V

VIND (Pins 5, 10) Vss – 0.3 to +5.5

 Common input pin voltage VINAD (Pins 14, 15 and 16)

GND, Vss - 0.3 to +5.5 V

Operating temperature

Topr —15 to +75 °C

Storage temperature

Tstg -55 to +150 °C

Allowable power dissipation

P_D (Ta ≤ 25 °C) 737 mW

Operating conditions

Supply voltage

Vcc1 – GND1	2.7 to 3.6	V
Vcc2 – GND2	11.0 to 14.0	V
Vcc3 – GND3	11.0 to 14.0	V
Vpp - Vss	2.7 to 3.6	V

Input voltage

SIG.C voltage

VSIG.C 5.0 to 6.5 \
RGB input signal voltage (Pins 70, 71 and 72)*1

VRGB 0 to 0. Y input signal voltage (Pin 71)*2

VY 0 to 0.5 (0.35 typ.) Vp-p

0 to 0.7 (0.5 typ.)

R-Y input voltage (Pin 72)*2

VR-Y 0 to 0.49 (0.245 typ.) Vp-p

B-Y input voltage (Pin 70)*2


VB-Y 0 to 0.622 (0.311 typ.) Vp-p

*1 During RGB input

*2 During Y/color difference input

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Description

Pin	Symbol	I/O	Description	Input pin for
No.	,		·	open status
1	Vss		Digital 3.0V GND	
2	FIL OUT	0	H filter output (for using internal sync separation)	
3	SYNC IN	I	Sync separation circuit input (for using internal sync separation)	
4	SYNC OUT	0	Sync separation circuit output (for using internal sync separation)	
5	CSYNC/HD		CSYNC/horizontal sync signal input	
6	DA OUT	0	DAC output	
7	REF	0	Level shifter circuit REF voltage output for LCD panel	
8	F ADJ	0	Trap f0 adjusting resistor connection	
9	GND1	_	Analog 3.0V GND	
10	VD	I	Vertical sync signal input	L
11	DWN	0	Up/down inversion switching signal output	
12	WIDE	0	16:9 wide display switching pulse output	
13	TST1	_	Test (Leave this pin open.)	
14	SCK	I	Serial clock input	
15	SEN		Serial load input	
16	SDAT	I	Serial data input	
17	R INJECT	0	Serial block current controlling resistor connection	
18	Vss	_	Digital 3.0V GND	
19	Vdd	_	Digital 3.0V power supply	
20	VDD	_	Digital 3.0V power supply	
21	СКО	0	Oscillation cell output	
22	CKI	I	Oscillation cell input	
23	Vss	_	Digital 3.0V GND	
24	RPD	0	Phase comparator output	
25	XCLR	I	Power-on reset capacitor connection (timing generator block)	Н
26	VDO	0	VDO pulse output	
27	HDO	0	HDO pulse output	
28	TST2	_	Test (Connect to GND.)	
29	GND2	_	Analog 12.0V GND	
30	SIG.C	I	R, G, B and PSIG output DC voltage adjustment	
31	B DC DET	0	B signal DC voltage feedback circuit capacitor connection	
32	B OUT	0	B signal output	
33	R DC DET	0	R signal DC voltage feedback circuit capacitor connection	
34	R OUT	0	R signal output	
35	G DC DET	0	G signal DC voltage feedback circuit capacitor connection	
36	G OUT	0	G signal output	
37	Vcc2	_	Analog 12.0V power supply	
L			1	

Pin No.	Symbol	I/O	Description	Input pin for open status
38	PSIG DC DET	0	PSIG signal DC voltage feedback circuit capacitor connection	
39	PSIG OUT	0	PSIG output	
40	TST3	_	Test (Leave this pin open.)	
41	Vcc3	_	Analog 12.0V COM (CS) power supply	
42	СОМ	0	Common pad voltage for LCD panel output (CS)	
43	GND3	_	Analog 12.0V COM (CS) GND	
44	TST4	_	Test (Leave this pin open.)	
45	POF	0	LCD panel power supply on/off (Leave this pin open when not using this function.)	
46	NC			
47	TST5	_	Test (Connect to GND.)	
48	TST6	_	Test (Connect to GND.)	
49	TST7	_	Test (Leave this pin open.)	
50	TST8	_	Test (Leave this pin open.)	
51	TST9	_	Test (Leave this pin open.)	
52	TST10	_	Test (Leave this pin open.)	
53	Vss	_	Digital 3.0V GND	
54	Vss	_	Test (Leave this pin open.) Test (Leave this pin open.) Digital 3.0V GND Digital 3.0V GND Digital 3.0V power supply	
55	VDD	_	Digital 3.0V power supply	
56	TST11	_	Test (Connect to GND.)	
57	OSD B	ı	OSD B input	
58	OSD R	I	OSD R input	
59	OSD G	I	OSD G input	
60	NC			
61	HCK1	0	H clock pulse 1 output	
62	HCK2	0	H clock pulse 2 output	
63	Vcc1	_	Analog 3.0V power supply	
64	HST	0	H start pulse output	
65	EN	0	EN pulse output	
66	VCK	0	V clock pulse output	
67	VST	0	V start pulse output	
68	RGT	0	Right/left inversion switching signal output	
69	FIL IN	I	H filter input (for using internal sync separation)	
70	B/B-Y	I	B/B-Y signal input	
71	G/Y	I	G/Y signal input	
72	R/R-Y	I	R/R-Y signal input	

^{*} DWN: <u>DOWN</u> SCAN and UP SCAN, RGT: <u>RIGH</u>T SCAN and LEFT SCAN H: pull-up processing, L: pull-down processing

Analog Block Pin Description

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
2	FIL OUT	2.15V	Vcc1	Amplifies and outputs the sync portion of the video signal input to FIL IN (Pin 69).
3	SYNC IN	1.1V	3 200 GND1	Sync separation circuit input. Inputs the FIL OUT (Pin 2) output signal via a capacitor.
4	SYNC OUT		Vcc1 GND1	Sync separation output. Positive polarity output in open collector format.
6	DA OUT	_	Vcc1	DA output. Outputs the serial data converted to DC voltage. The current driving capacity is ±1.0mA (max.).
7	REF	_	Vcc1	REF output. Outputs the serial data converted to DC voltage. The current driving capacity (sink) is ±1.5mA (max.).

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
8	F ADJ	1.1V	Vcc1 6.5k 8 10 GND1	Connect a resistor between this pin and GND1 to control the internal LPF and trap frequencies. Connect a 33kΩ resistor (tolerance ±2%, temperature characteristics ±200ppm or less). This pin is easily affected by external noise, so make the connection between the pin and external resistor, and between the GND side of the external resistor and the GND1 pin as close as possible.
9	GND1	_		Analog 3.0V GND.
14 15 16	SCK SEN SDAT	_	Vcc1 (14) (15) (200) GND1	Serial clock, serial load and serial data inputs for serial communication.
17	R INJECT	0.7V	Vcc1 200 GND1	Connect a resistor for setting the injector current of the IIL logic circuit. Connect a $15k\Omega$ resistor between this pin and GND1. Use a resistor with a deviation of $\pm 2\%$ and temperature characteristics of ± 200 ppm or less.
29	GND2	_		Analog 12.0V GND. (for the RGB and PSIG output circuits)
30	SIG.C	Preset Vcc2/2 Variable range: 5.0 to 6.5V	30 140k 10p GND1	R, G, B and PSIG output DC voltage setting. Connect a 0.01µF capacitor between this pin and GND1. When using a SIG.C of other than Vcc2/2, input the SIG.C voltage from an external source.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
31 33 35 38	B DC DET R DC DET G DC DET PSIG DC DET	1.8V	Vcc2 Vcc1 (31) (33) (35) (38) (38) (GND1)	Smoothing capacitor connection for the feedback circuit of R, G, B and PSIG output DC level control. Connect a low-leakage capacitor.
32 34 36 39	B OUT R OUT G OUT PSIG OUT	Vcc2/2 (SIG.C = preset)	Vcc2 32 34 \$10 \$10 \$166k GND2	R, G, B and PSIG signal outputs. The DC level is controlled to match the SIG.C pin voltage. Low output in power saving mode. Vcc2/2V output when preset.
37	Vcc2	12.0V	The state of the s	Analog 12.0V power supply. (for the RGB and PSIG output circuits)
41	Vcc3	12.0V	.60	Analog 12.0V power supply. (for COM (CS) output)
42	СОМ	_	Vcc3 200 90k W GND3	COMMON voltage output. The output voltage is controlled by serial communication.
43	GND3	_		Analog 12.0V GND. (for COM (CS) output)
57 58 59	OSD B OSD R OSD G	Vth1 = Vcc1 × 1/3 Vth2 = Vcc1 × 2/3	Vcc1 57 50k 58 W 59 50k ≥ GND1	OSD pulse inputs. When one of these input pins exceeds the Vth1 level, all of the outputs go to black limiter level; when an input pin exceeds the Vth2 level, only the corresponding output goes to white limiter level.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
63	Vcc1	_		Analog 3.0V power supply.
69	FIL IN	1.2V	GND1	H filter input. Input the video signal via a capacitor.
70 71 72	B/B-Y G/Y R/R-Y	G/Y 1.8V R/R-Y, B/B-Y, RGB: 1.8V Y/color difference: 2.0V	VDD1 200 71 72 GND1	In Y/color difference input mode, input the Y signal to Pin 71, the B-Y signal to Pin 70, and the R-Y signal to Pin 72. In RGB input mode, input the B signal to Pin 70, the G signal to Pin 71 and the R signal to Pin 72. Pedestal clamp these pins with external coupling capacitors.
			i.com	

Digital Block Pin Description

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
1 18 23 53 54	Vss	_		Digital 3.0V GND.
19 20 55	V _{DD}	_		Digital 3.0V power supply.
5 14 15 16	CSYNC/HD SCK SEN SDAT	_	5 15 14 16 Vss	Composite sync/horizontal sync signal input, and serial clock, serial load and serial data inputs for serial communication.
10	VD	_	10 Vss	Vertical sync signal input.
21	СКО	_		Oscillation circuit output.
22	CKI	_		Oscillation circuit input.
24	RPD	-		Phase comparator output.
25	XCLR	_	VDD 25 Vss	Digital block system reset.
11 12 26 27 45 61 62 64 65 66 67 68	DWN WIDE VDO HDO POF HCK1 HCK2 HST EN VCK VST RGT	_	VDD (1) (27) (62) (66) (12) (45) (64) (67) (26) (61) (65) (68) VSS	Digital block outputs.

Test Pin Description

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
13 40 44 49 50 51 52	TST1 TST3 TST4 TST7 TST8 TST9 TST10	_		Test. Leave these pins open.
28 47 48 56	TST2 TST5 TST6 TST11	_		Test. Connect to GND.



Setting Conditions for Measuring Electrical Characteristics

Use the Electrical Characteristics Measurement Circuit on page 22 when measuring electrical characteristics. For measurement, the digital block must be initialized and power saving must be canceled by performing Settings 1 and 2 below. In addition, the serial data must be set to the initial settings shown in the table below.

Setting 1. Horizontal AFC adjustment

Input a signal and adjust the VCO using V22 so that WL and WH of the TP24 output waveform are the same.

Setting 2. Canceling power saving mode

The power-on default is power saving mode, so clear (set all "0") serial data PS0, PS1, PS2, PS4 and SYNC GEN.




Fig. 1. Horizontal AFC adjustment

Serial data initial settings

MS	SB		ADDF	RESS		L	SB -	MSB	MSB DATA				LSB		
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0		90	37	USER-E	RIGHT	(0	1000110	/LSB)
0	0	0	0	0	0	0	1			L _ C	SUB-BR	RIGHT R	(10	0001010	/LSB)
0	0	0	0	0	0	1	0			C	SUB-BF	RIGHT B	(10	0001010	/LSB)
0	0	0	0	0	0	1	1	11			CONT	RAST	(00	0111111	/LSB)
0	0	0	0	0	1	0	0			S	UB-CON	ITRAST	R (10	0011111	/LSB)
0	0	0	0	0	1	0	1		-	S	UB-CON	ITRAST	B (10	0011111	/LSB)
0	0	0	0	0	1	1	0				γ-	-2	(1	1111111	/LSB)
0	0	0	0	0	1	1	1				γ-	·1	(1	1111111	/LSB)
0	0	0	0	1	0	0	0	0			PSIG-E	RIGHT	(10	011111/	_SB)
0	0	0	0	1	0	0	1				CON	1-DC	(10	0000000	/LSB)
0	0	0	0	1	0	1	0				COI	_OR	(00	0000000	/LSB)
0	0	0	0	1	0	1	1				Нι	JE	(10	0000000	/LSB)
0	0	0	0	1	1	0	0	0		LIMITER LSB)	BL	ACK-LIN	/IITER (1	1111/LS	SB)
0	0	0	0	1	1	0	1	FILTER	(00/LSB)	RE	F (000/L	SB)	LPF	(000/L	SB)
0	0	0	0	1	1	1	0	PI	CTURE-	GAIN (0	0000/LS	SB)	0	PICTU (00/l	
0	0	0	0	1	1	1	1	0	0	0	0	MODE (1)	DA	(000/LS	SB)
0	0	0	1	0	0	0	0	0	0	SYNC GEN (O)	PS 4 (0)	0	PS 2 (0)	PS 1 (0)	PS 0 (0)
0	0	1	0	0	0	0	0	SLSYP (1)	SLEXVD (0)	SLDWN (0)	SLRGT (0)	SLSH2 (1)	SLSH1 (1)	SLWD (0)	SLPL (0)
0	0	1	0	0	0	0	1	0	SLFL (0)	SLFR (0)	SL4096 (0)	SLCLP2 (0)	SLCLP1 (0)	SLVDP (0)	SLHDP (0)
0	0	1	0	0	0	1	0	0	0	SLTST4 (0)	SLTST3 (0)	SLSH0 (1)	SLTST2 (0)	SLTST1 (0)	SLTST0 (0)
0	0	1	0	0	0	1	1	0							
0	0	1	0	0	1	0	0	0	0	0		HD-PO	SITION	(00000)	

Note) If there is the possibility that data may be set at other than the above-noted addresses, set these data to "0".

Electrical Characteristics — DC Characteristics

Analog Block

Unless otherwise specified, Ta = 25°C, Vcc1 = Vdd = 3.0V, Vcc2/Vcc3 = 12.0V, SW4 = off for the current consumption measurement, see page 11 for the DAC.

Item	Symbol	Measurement conditions	Min.		Max.	
Current consumption 1 (Y/color difference input)	I1	Measure the inflow current to Pin 63.		27.0	37.0	mA
Current consumption 2 (Y/color difference input)	12	Measure the inflow current to Pin 37.		3.8	5.0	mA
Current consumption 3 (Y/color difference input)	13	Measure the inflow current to Pin 41.		0.90	1.3	mA
Current consumption 1 (RGB input)	IRGB1	Measure the inflow current to Pin 63.		23.0	30.0	mA
Current consumption 2 (RGB input)	IRGB2	Measure the inflow current to Pin 37.		3.8	5.0	mA
Current consumption 3 (RGB input)	IRGB3	Measure the inflow current to Pin 41.		0.90	1.3	mA
Current consumption 1 (PS0 = 1)	IPS01	Measure the inflow current to Pin 63.		7.5	10.0	mA
Current consumption 2 (PS0 = 1)	IPS02	Measure the inflow current to Pin 37.		0.18	0.35	mA
Current consumption 3 (PS0 = 1)	IPS03	Measure the inflow current to Pin 41.			1.00	μΑ
Current consumption 1 (PS2 = 1)	IPS21	Measure the inflow current to Pin 63.		26.5	36.5	mA
Current consumption 1 (PS4 = 1)	IPS41	Measure the inflow current to Pin 63.		26.5	36.5	mA
Current consumption 1 (SYNC GEN = 1)	ISG1	Measure the inflow current to Pin 63.		7.0	9.5	mA
Current consumption 2 (SYNC GEN = 1)	ISG2	Measure the inflow current to Pin 37.		0.18	0.35	mA
Current consumption 3 (SYNC GEN = 1)	ISG3	Measure the inflow current to Pin 41.			1.00	μA
FIL OUT pin voltage	V2	During no input	1.8	2.1	2.4	V
SYNC IN pin voltage	V3	During no input	1.8	1.1	1.4	V
SYNC OUT pin voltage	V4	During no input		0.2	0.4	V
F ADJ pin voltage	V8		0.8	1.1	1.4	V
R INJECT pin voltage	V17		0.4	0.7	1.0	V
SIG.C pin voltage	V30		5.8	6.0	6.2	V
B DC DET pin voltage	V31		1.5	1.8	2.1	V
R DC DET pin voltage	V33		1.5	1.8	2.1	V
G DC DET pin voltage	V35		1.5	1.8	2.1	V
PSIG DC DET pin voltage	V38		1.5	1.8	2.1	V
FIL IN pin voltage	V69		0.9	1.2	1.5	V
B/B-Y pin voltage 1	V70	During Y/color difference input	1.7	2.0	2.3	V
B/B-Y pin voltage 2	V70	During RGB input	1.5	1.8	2.1	V
G/Y pin voltage	V71		1.5	1.8	2.1	V
R/R-Y pin voltage 1	V70	During Y/color difference input	1.7	2.0	2.3	V
R/R-Y pin voltage 2	V70	During RGB input	1.5	1.8	2.1	V
REF pin voltage (power saving mode)	V7	I7 = 1.5mA			0.3	V
OSD input resistance	V57 V58 V59	12	80	100	120	kΩ

Digital Block (including some analog block)

 $(Ta = -15 \text{ to } +75^{\circ}\text{C}, V_{DD} = V_{CC}1 = 3.7 \text{ to } 3.6\text{V})$

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit	Applicable pins	
High level input voltage	ViH		$V_{DD} \times 0.7$			V	*1	
Low level input voltage	VIL				$V_{DD} \times 0.3$	V		
High level threshold voltage	V _{T+} 1				2.6	V		
Low level threshold voltage	VT-1		0.6			V	*2	
Hysteresis voltage	VT+1 - VT-1	Cobmitt buffor	0.4			V		
High level threshold voltage	V _{T+} 2	Schmitt buffer			2.6	V		
Low level threshold voltage	VT-2		0.6			V	*3	
Hysteresis voltage	VT+2 - VT-2		0.2			V		
High level input current	lih1	VI = VDD			1.0	μΑ	*4	
Low level input current	lil1	Vı = 0V			1.0	μΑ	1	
High level input current	 	VI = VDD			3.0	μΑ	*5	
Low level input current	 	Vı = 0V	10	40	100	μΑ	• •	
High level input current	Іінз	VI = VDD	10	40	100	μΑ	*6	
Low level input current	lil3	Vı = 0V	3,3	1 /A	3.0	μΑ		
High level input current	 	VI = VDD	18.3	CL	1.0	μΑ	*7	
Low level input current	 	Vı = 0V	40		2.0	μΑ] · •	
Low level output voltage	Vol1	IoL = 1mA	,0.		0.3	V	*8	
High level output voltage	Vон1	lон = −0.25mA	2.6			V		
Low level output voltage	V _{OL2}	IoL = 2mA			0.3	V	*9	
High level output voltage	VoH2	lон = −0.5mA	2.6			V		
Low level output voltage	Vol3	loL = 4mA			0.3	V	*10	
High level output voltage	Vонз	Iон = −1mA	2.6			V		
Low level output voltage	Vol4	IoL = 1.5mA			0.4	V	*11	
High level output voltage	Vон4	Iон = −1.25mA	VDD - 0.5			V		
Output leak current	l oz	High impedance status			1.0	μA	*12	

^{*1} XCLR (Pin 25), CKI (Pin 22)

^{*2} CSYNC/HD (Pin 5), VD (Pin 10)

^{*3} SCK (Pin 14), SEN (Pin 15), SDAT (Pin 16)

^{*4} CSYNC/HD (Pin 5), CKI (Pin 22)

^{*5} XCLR (Pin 25)

^{*6} VD (Pin 10)

^{*7} SCK (Pin 14), SEN (Pin 15), SDAT (Pin 16)

^{*8} DWN (Pin 11), WIDE (Pin 12), VCK (Pin 66), VST (Pin 67), RGT (Pin 68)

^{*9} RPD (Pin 24), VDO (Pin 26), HDO (Pin 27), POF (Pin 45), HST (Pin 64), EN (Pin 65)

^{*10} HCK1 (Pin 61), HCK2 (Pin 62)

^{*11} CKO (Pin 21). However, when measuring the output pin (CKO), the input level of the input pin (CKI) should be 0V or VDD.

^{*12} RPD (Pin 24)

Electrical Characteristics

AC Characteristics

Unless otherwise specified, Settings 1 and 2, the serial data initial settings, and the following setting conditions are required.

Ta = 25°C, Vcc1 = 3.0V, Vcc2 = Vcc3 = 12V, GND1/2/3 = 0V, Vss = 0V, SW2 = ON, SW4 = ON, SW32/34/36 = OFF, no video input, SG1 input to TP5

Note: Serial data values in the table are HEX notation.

Item	Symbol	Serial data setting (HEX)	Measurement conditions	Min.	Тур.	Max.	Unit
Maximum gain between input and output Y/color difference	Gмах	CONT FFh	Input SG2 (50mVp-p) to TP71 and measure the output amplitude at TP36.	29	32	34	dB
Maximum gain between input and output RGB	GRGBMAX	CONT FFh MODE 00h	Input SG2 (50mVp-p) to TP71 and measure the output amplitude at TP36.	26	29	31	dB
Amount of contrast attenuation	Gcon	CONT 00h	Assume the output amplitude at TP36 when SG2 (0.5Vp-p) is input to TP71 as GMIN. Δ gcon = GMAX – GMIN	25	30		dB
Inverted and non-inverted gain difference	ΔGιην	CONT 2Fh	Assume the inverted output amplitude at TP36 when SG2 (0.35Vp-p) is input to TP71 as Vinv, and the non-inverted output amplitude as Vninv. \[\Delta ginv = 20 \log (\text{Vninv/Vinv}) \]			±0.3	dB
Gain difference between R, G and	ΔGRGB1	CONT 2Fh	Input SG2 (0.35Vp-p) to TP71 (TP70, TP72), measure the non-inverted output amplitude at TP32, TP34 and TP36, and obtain the			0.6	dB
В	∆GRGB2	MODE 00h CONT 2Fh	maximum and minimum difference between these values.			0.6	
Sub-contrast	ΔGsc1	SUB-CONT 00h	Set CONT = 26h, input SG2 (0.35Vp-p) to TP71, and assume the non-inverted output amplitude at TP32 and TP34 when SUB-CONT R/B = 9Ah, 00h and FFh as V1, V2		-5.5	-4.5	dB
variable amount	ΔGsc2	SUB-CONT FFh	and V3, respectively. Δ Gsc1 = 20 log (V3/V1) Δ Gsc2 = 20 log (V2/V1)	2.0	2.7		uВ
Sub-bright	ΔVsв1	SUB-BRT R, B 00h	Set U-BRT = 1Ah and measure the non- inverted level at TP32 and TP34 relative to		-1.5	-1.0	V
variable amount	ΔVsв2	SUB-BRT R, B FFh	the non-inverted black level at TP36 when SUB-BRT R/B = FFh and 00h.		1.2		V
Black limiter	V _B L1	BLK-LIM 00h	Set U-BRT = FFh, measure the inverted and non-inverted black limit level at TP36 when BLK-LIM = 00h and 1Fh, and assume the	±1.6	±2.1	±2.7	V
variable amount	V _B L2	BLK-LIM 1Fh	difference from the output DC voltage as VBL1 and VBL2, respectively.	±4.7	±5.1	±5.4	v


Item	Symbol	Serial data setting (HEX)	Measurement conditions	Min.	Тур.	Max.	Unit
White limiter	VwL1	WHITE-LIM 00h	Set CONT = FFh, input SG2 (0.35Vp-p) to TP71, measure the inverted and non-inverted white limit level when WHITE-LIM = 00h and	±1.2	±0.6	±0	
variable amount	VwL2	WHITE-LIM 03h	03h, and assume the difference from the output DC voltage as Vwl1 and Vwl2, respectively.	±0.6	±1.2	±1.8	V
Black level difference between R, G and B	ΔVв		Measure the non-inverted black level at TP32, TP34 and TP36, and obtain the maximum and minimum difference between these values.			300	mV
RGB and PSIG output DC voltage	Vc		Measure the output DC level (average voltage) at TP32, TP34, TP36 and TP39.	5.8	6.0	6.2	V
DC voltage difference between RGB and PSIG	ΔVc		Measure the output average voltage difference at TP32, TP34 and TP39 relative to the output average voltage at TP36.			±200	mV
PSIG-BRT	VPB1	PSIG-BRT 01h	Measure the inverted and non-inverted black level when PSIG-BRT = 01h and 7Fh and			±0.7	V
variable amount	VPB2	PSIG-BRT 7Fh	assume the difference from the average DC voltage Vc as VPB1 and VPB2, respectively.	±4.2			
USER-BRT	ΔUB1	U-BRT 00h	Measure the inverted and non-inverted black level at TP36 when U-BRT = 00h and 7Ah		±0.8	±1.5	V
variable amount	ΔUB2	U-BRT 7Ah	and assume the difference from the average voltage as $\Delta UB1$ and $\Delta UB2$, respectively.	±4.5	±4.9		
Level difference between PSIG-BLK and BLK-LIM	ΔVBB	SLWD 1	Set BLK-LIM = 00h and measure the difference between the inverted and non-inverted black level at TP36 and TP39.			350	mV
Hue	θ1	HUE 00h	Set U-BRT = 23h, CONT = 80h, COLOR = 40h, and assume the amplitude at TP32 when SG4 (56mVp-p) is input to TP72 as V1. Similarly, assume the amplitude at TP34 when SG4 (100mVp-p) is input to TP70 as V2.	-20	-25		deg
variable amount	θ2	HUE FFh	when SG4 (100mVp-p) is input to TP70 as V2. $\theta = \tan - 1$ (V1/V2). Assume the θ when HUE = 00h, 80h and FFh as θ a, θ b and θ c, respectively. θ 1 = θ a - θ b, θ 2 = θ c - θ b		25		deg
Picture	GP1	PIC-G 01h	Set CONT = 2Fh, input SG3 to TP71, and measure the TP36 amplitude at f0 relative to the TP36 amplitude at 100kHz when PIC-G	-1.5	0	1.5	-10
variable amount	GP2	PIC-G 1Fh	= 01h and 1Fh. f0 at PIC-f0 = 00h, 01h, 02h and 03h is 2MHz, 2.2MHz, 2.6MHz and 2.9MHz, respectively.		12		- dB
Color	GC1	COLOR 00h	Input SG4 (50mVp-p) to TP70 and TP72, and assume the output amplitude at TP32 and TP34 when COLOR = 00h, 80h and FFh		-30	-20	- 4B
variable amount	GC2	COLOR FFh	as V1, V2 and V3, respectively. GC1 = 20 log (V1/V2) GC2 = 20 log (V3/V2)	5.0	6.0		- dB

Item	Symbol	Serial data setting (HEX)	Measurement co	onditions	Min.	Тур.	Мах.	Unit
	B-Y/ R-Y		Assume the TP34 output v is input to TP72 as RR, the when SG4 (0.1Vp-p) is inp	e TP32 amplitude	0.85	1.00	1.15	
Matrix amplitude ratio	G-Y/ R-Y	CONT 63h COLOR 6Fh	the TP34 amplitude when SG5 (0.1Vp-p) is input to TP72 as RG, and the TP32 amplitude when SG5 (0.1Vp-p) is input to TP70 as BG.			0.51	0.61	
	G-Y/ B-Y	OFII	B-Y/R-Y = RR/BB, G-Y/R-Y = RG/RR, G-Y/B-Y = BG/BB		0.15	0.19	0.23	
LPF characteristics	fc1	LPF 01h MODE 00h	Input SG3 to TP71 and me frequency which results in			2.0	2.5	MHz
LPF characteristics	fc2	LPF 07h MODE 00h	the TP36 amplitude at 100 01h and 07h.		5.0	6.4		IVIITZ
Trap	fo1	MODE 00h	Set U-BRT = 30h, CONT = (13.5MHz) to TP70, TP71 measure the amount by whattenuated when FILTER =	and TP72, and nich the output is	-20	-27		Ē
characteristics	fo2	MODE 00h	to TP70, TP71 and TP72, amount by which the output	FILTER = 00h. Similarly, input SG7 (14.5MHz) to TP70, TP71 and TP72, and measure the amount by which the output is attenuated when FILTER = 02h relative to FILTER = 00h.				dB
Frequency response	f RGB	MODE 00h	Set SW32, SW34 and SW3 to TP70, TP71 and TP72, a frequency which results in TP32, TP34 and TP36 am	5.5			MHz	
REF adjustment	VREF1	REF 00h	Measure the REF pin output voltage when	Output current	1.20	1.35	1.50	V
range	VREF2	REF 07h	REF = 00h and 07h.	1.5mA, sink only	1.90	2.05	2.20	
DA adjustment	VDA1	DA 00h	Measure the DA output	Output current 1.0mA			0.3	V
range	VDA2	DA 07h	voltage when DA = 00h and 07h.	Output current -1.0mA	2.7			V
Internal DAC differential non-linearity error	SDL		Measure under the measure for each adjustment range		-1.5		1.5	LSB
Internal DAC non-linearity error	SL		Measure under the measure for each adjustment range		-2.0		2.0	LSB
Gamma	ma $\Delta \gamma 1$ th A		Input SG2 (0.35mVp-p) to TP71 and measure the amplitude at TP32, TP34 and TP36. Assume the output amplitude when GAMMA1 = FFh as V1, when GAMMA1 = 3Fh as V2,			14	16	dB
characteristics	Δγ2	55111 4111	and when GAMMA1 = GAMMA1 = GAMMA1 = $\Delta \gamma 1$ = 20 log (V1/V2) $\Delta \gamma 2$ = 20 log (V3/V2)	12	14		uв	
H FIL gain	Ghfil		Input SG6 to TP69 and manufacture at TP2.	easure the output	15.0	17.0		dB

Item	Symbol	Serial data setting (HEX)	Measurement conditions	Min.	Тур.	Max.	Unit
COMMON control range	COMpc		Measure the COM output DC voltage when COM-DC = 00h and FFh, and measure the difference from the COM output DC voltage when COM-DC = 80h.	±1.0	±1.3		V
SYNC IN sensitivity current	ISYNC		Gradually increase the SYNC IN outflow current and measure the current at which SYNC OUT switches to high.	20	31		μA
SYNC OUT on voltage	VOsync		Measure the SYNC OUT pin voltage during SYNC IN no input.		0.2	0.4	٧
OSD threshold	Vth1 OSD		Input SG4 to TP57, TP58 and TP59, gradually raise the high level from 0V, and assume the high level voltage at which the output level goes to BLK-LIM level as	0.8	1.0	1.2	V
value	Vth2 OSD		Vth1OSD, and the high level voltage at which the output level goes to WHITE-LIM level as Vth2OSD.	1.8	2.0	2.2	v
Propagation delay time between input	tLH1		Set SW32, SW34 and SW36 = ON, input SG4 (0.35Vp-p) to TP71, and measure the propagation delay time of the non-	70	120	170	ns
and output Y/color difference 1	tHL1		inverted output rise and fall at TP32, TP34 and TP36 from TP71.		130	180	113
Propagation delay time between input	tLH2	MODE	Set SW32, SW34 and SW36 = ON, input SG4 (0.35Vp-p) to TP70, TP71 and TP72, and measure the propagation delay time of the non-inverted output rise and fall at TP32, TP34 and TP36 from TP70, TP71 and TP72.		110	160	ns
and output RGB input	tHL2	00h			110	160	113
Propagation delay time between input	tLH3	PIC-G	Set SW32, SW34 and SW36 = ON, input SG4 (0.35Vp-p) to TP71, and measure the propagation delay time of the non-	270	330	390	ns
and output Y/color difference 2	tHL3	01h	inverted output rise and fall at TP32, TP34 and TP36 from TP71.	270	330	390	113
Propagation delay	tLH4		Set SW32, SW34 and SW36 = ON, input SG4 (3Vp-p) to TP57, TP58 and TP59,	90	130	170	
time between OSD input and output	tHL4		and measure the propagation delay time of the non-inverted rise and fall at TP70, TP71 and TP72 from TP57, TP58 and TP59.	170	210	250	ns
Propagation delay time between H FIL	tLH7		Input SG6 to TP69 and measure the propagation delay time of the rise and fall at	500	700	900	ne
and FIL OUT	tHL7		TP2 from TP69.	100	300	500	ns
Propagation delay time between	tLH8		Set SW2 = OFF, input SG8 to TP3, and measure the propagation delay time of the	140	200	260	ns
SYNC IN and SYNC OUT	tHL8		rise and fall at TP4 from TP3.		100	160	113

Item	Symbol	Serial data setting (HEX)	Measurement conditions	Min.	Тур.	Max.	Unit
Data setup time	ts0		SEN setup time, activated by the rising edge of SCK. (See Fig. 4.)	150			20
Data setup time	ts1		SDAT setup time, activated by the rising edge of SCK. (See Fig. 4.)				ns
Data hold time	th0		SEN hold time, activated by the rising edge of SCK. (See Fig. 4.)	150			20
Data Hold tillle	th1		SDAT hold time, activated by the rising edge of SCK. (See Fig. 4.)	150			ns
	tw1L		SCK pulse width. (See Fig. 4.)	210			ns
Minimum pulse width	tw1H		SCK pulse width. (See Fig. 4.)	210			ns
Wida:	tw2		SEN pulse width. (See Fig. 4.)	1			μs
	tTLH		Measure the transition time of each output. 30pF load: RPD, VDO, HDO and POF output pins			30	
Output transition time	tTHL		40pF load: EN and HST output pins 120pF load: HCK1 and HCK2 output pins (See Fig. 2.)			30	ns
	tTLH		Measure the transition time of each output. 40pF load: DWN, WIDE, VCK, VST and			50	ns
	tTHL		RGT output pins (See Fig. 2.)			50	113
Cross-point time difference	ΔΤ		Measure HCK1/HCK2. 120pF load (See Fig. 3.)			10	ns
HCK duty	DTYHC	35	Measure the HCK1/HCK2 duty. 120pF load	47	50	53	%

Electrical Characteristic Measurement Method Diagrams






Fig. 2. Output transition time measurement conditions

Fig. 3. Cross-point time difference measurement conditions







Fig. 4. Serial transfer block measurement conditions





Electrical Characteristics Measurement Circuit



^{*1} Resistance value tolerance: ±2%, temperature coefficient: ±200ppm or less Locate this resistor as close to the IC pin as possible to reduce the effects of external signals.

^{*2} Varicap diode: 1T369 (SONY)

Description of Operation

1) RGB and Y/color difference signal processing block

Signal processing is comprised of picture, hue, matrix, LPF/trap, contrast, OSD, sample-and-hold, γ correction, bright, sub-bright, sub-contrast and output circuits

· Input signal mode switching

The input mode (RGB input, Y/color difference input) can be switched by the serial communication settings. (During internal sync separation signal input)

During RGB input: The G signal is input to Pins 71 and 69, the B signal to Pin 70, and the R-Y signal to Pin 72.

During Y/color difference input: The Y signal is input to Pins 71 and 69, the B-Y signal to Pin 70, and the R-Y signal to Pin 72.

(During external sync signal input)

During RGB input: The G signal is input to Pin 71, the B signal to Pin 70, the R signal to Pin 72, CSYNC/HD to Pin 5, and VD to Pin 10.

During Y/color difference input: The Y signal is input to Pin 71, the B-Y signal to Pin 70, the R-Y signal to Pin 72, CSYNC/HD to Pin 5, and VD to Pin 10.

NTSC/PAL switching

The input system (NTSC/PAL) can be switched by the serial communication settings.

Picture circuit

This performs aperture correction for the Y signal. The center frequency to be corrected and the correction amount are controlled by serial communication. In addition, when not using the picture circuit, it can be turned off by serial communication.

Hue circuit

This is the hue adjustment circuit for the color difference signal. It is controlled by serial communication.

Matrix circuit

This circuit converts Y, R-Y and B-Y signals into RGB signals.

LPF circuit

This is the band limitation filter for the RGB signal. It is used to eliminate the noise component generated at the front end of this IC. The cut-off frequency can be controlled by serial communication. In addition, when not using the LPF, it can be turned off by serial communication.

Trap circuit

This is used to eliminate the DSP clock and RGB decoder carrier leak generated at the front end of this IC. The center frequency can be switched between 13.5MHz and 14.3MHz by serial communication. In addition, when not using the trap, it can be turned off by serial communication.

· Contrast adjustment circuit

This adjusts the white-black amplitude to set the input RGB signal to the appropriate output level.


OSD

This inputs the OSD pulses. There are two input threshold values: Vth1 ($Vcc1 \times 1/3$) and Vth2 ($Vcc1 \times 2/3$). When an input exceeds Vth1, the corresponding output falls to the level specified by BLACK-LIMITE. When an input exceeds Vth2, the corresponding output rises to the level specified by WHITE-LIMITER. Also, when one of the RGB inputs exceeds Vth1, any signal outputs not exceeding Vth1 also fall to the level specified by BLACK-LIMITER.

SONY CXA3268AR

• Sample-and-hold circuit

This circuit performs time axis correction for the RGB output signals in order to support the RGB simultaneous sampling systems of LCD panels.



RGT = H (normal)

	SHS1	SHS2	SHS3	SHS4	SHS5	SHS6
SH1	В	A'	Α	C'	С	B'
SH2	Through	Through	Through	Through	Through	Through
SH3	Α	C'	С	B'	В	A'
SH4	С	B'	В	A'	Α	Ċ

HCK1

SH1: R signal SH pulse SH2: G signal SH pulse SH3: B signal SH pulse SH4: RGB signal SH pulse

2,3,4,5,6: Serial data settings


RGT = L (right/left inversion)

	SHS1	SHS2	SHS3	SHS4	SHS5	SHS6
SH1	В	A'	Α	C'	C	В'
SH2	А	C'	С	B'	В	A'
SH3	Through	Through	Through	Through	Through	Through
SH4	С	B'	В	A'	А	C'

The sample-and-hold circuit performs sample-and-hold by receiving the SH1 to SH4 pulses from the TG block. Since LCD panels perform color coding using an RGB delta arrangement, each horizontal line must be compensated by 1.5 dots. This relationship is reversed during right/left inversion. This compensation and other timing is also generated by the digital block. The sample-and-hold timing changes according to the phase relationship with the HCK pulse, so the timing should be set to the SHS1, 2 or 6 position in accordance with the actual board.

γ correction

In order to support the characteristics of LCD panels, the I/O characteristics are as shown in Fig. 1. The γ1 gain transition point A voltage changes as shown in Fig. 2 by adjusting the serial bus register γ1, and the γ2 gain transition point B voltage changes as shown in Fig. 3 by adjusting γ 2.



Bright circuit

This is used to adjust the black-black amplitude of polarity-inverted RGB output signals. It is not interlinked with the γ transition points.


• White balance adjustment circuit

This is used to adjust the white balance. The black level is adjusted by SUB-BRIGHT, and the black-white amplitude is adjusted by SUB-CONTRAST.

Output circuit

RGB output (Pins 70, 71, and 72) signals are inverted each horizontal line by the FRP pulse (internal pulse) supplied from the TG block as shown in the figure below. Feedback is applied so that the center voltage (SIG.C) of the output signal matches the reference voltage (Vcc2 + GND2)/2 (or the voltage input to SIG.C (Pin 30)). In addition, the white level output is clipped at the limiter operation point that is set by the serial communication WHITE-LIMITER, and the black level output is clipped at the limiter operation point that is set by the serial communication BLACK-LIMITER.

The output PSIG signal level is normally adjusted by PSIG-BRIGHT, but during 16:9 display the level is specified by BLACK-LIMITER during V blanking. In addition, the RGB output also simultaneously goes to BLACK-LIMITER level output.



2) Common voltage generation circuit block

The common voltage circuit generates and supplies the common pad voltage to the LCD panel. The voltage is offset by serial communication using the SIG.C voltage as the reference and then output.

3) DAC output circuit

There are two DAC output circuit systems. The DA OUT output circuit outputs DC 3.0V at equal divisions. The REF output circuit generates and supplies the REF voltage for the panel level shifter circuit to the LCD panel. Both circuits are controlled by serial communication.

4) Sync system

• H FIL

This amplifies the sync signal of the input video signal and eliminates the noise with an internal LPF. The sync signal is clamped at the input, so be sure to input via a capacitor.

SYNC SEP

This inputs the FIL OUT (Pin 2) output and performs sync separation. The signal is output from SYNC OUT (Pin 4) as a positive polarity pulse.

5) Power saving circuit (PS circuit)

A power saving system can be realized together with the LCD panel by independently controlling (serial communication) the operation of each output block. This system is also effective for improving picture quality during power-on/off.

The serial data PS0, PS1, PS2, PS4 and SYNC GEN must be set in order to use this IC. For details of the setting methods, see the "Description of Serial Control Operation" and "Power Supply and Power Saving Sequence" items.


6) TG block

PLL and AFC circuits

A PLL circuit can be comprised by connecting a PLL circuit phase comparator and frequency division counter and external VCO and LPF circuits.

The PLL error detection signal is generated using the phase comparison output of the entire bottom of the horizontal sync signal and the internal frequency division counter as the RPD output. RPD output is converted to DC error voltage with the lag-lead filter, and then it changes the capacitance of the varicap diode to stabilize the oscillation frequency.

The PLL of this system is adjusted by setting the reverse bias voltage of the varicap diode so that the point at which RPD changes is at the center of the horizontal sync signal window as shown in the figure below.



H-Position

This adjusts the horizontal display position. Set this function so that the picture center matches the center of 如城市 the LCD panel.


Right/left (RGT) and/or up/down inversion (DWN)

The video display direction can be switched. The horizontal direction can be switched between right scan and left scan, and the vertical direction between down scan and up scan. Set the display direction in accordance with the LCD panel mounting position.

Wide mode

16:9 quasi-WIDE display can be achieved by converting the aspect ratio through pulse elimination processing. During wide mode, vertical pulse elimination scanning is performed for both NTSC and PAL display and the video signal is compressed to achieve a 16:9 aspect ratio. In addition, in areas outside the display area, the black level set by BLACK-LIMITER (serial communication data) is wide-masked as the black signal within the limited vertical blanking period.

This function achieves a quasi-display by simply pulse eliminating the video signal, so some video information is lost.



AC driving of LCD panels during no signal

The output signal runs freely so that the LCD panel is AC driven even when there is no sync signal from the FIL IN (Pin 69) pin or from the CSYNC/HD (Pin 5) and VD (Pin 10) pins. During this time, the sync separation circuit stops and the auxiliary counter is used to generate the free running output pulses after detecting that there is no vertical sync signal for approximately 3 fields (no signal state).


Description of Serial Control Operation

1) Control method

Control data consists of 16 bits of data which is loaded one bit at a time at the rising edge of SCK. This loading operation starts from the falling edge of SEN and is completed at the next rising edge.

Digital block control data is established by the vertical sync signal, so if data is transferred multiple times for the same item, the data immediately before the vertical sync signal is valid. Analog (electronic attenuator) block control data becomes valid each time the SEN signal is input.

In addition, if 16 bits of more of SCK are not input while SEN is low, the transferred data is not loaded to the inside of the IC and is ignored. If 16 bits or more of SCK are input, the 16 bits of data before the rising edge of the SEN pulse are valid data.



2) Serial data map

The serial data map is as follows. Values inside parentheses are the default values.

MS ■	SB		ADDF	RESS		L	SB	MSB			DA	ŒΑ			LSB
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0		90	37	USER-I	BRIGHT	(100	00000/L	SB)
0	0	0	0	0	0	0	1	1	4 13	0	SUB-BF	RIGHT R	(100	00000/L	SB)
0	0	0	0	0	0	1	0			C	SUB-BF	RIGHT B	(100	00000/L	SB)
0	0	0	0	0	0	1	1	11			CONT	RAST	(100	00000/L	LSB)
0	0	0	0	0	1	0	0	ノユ		S	UB-CON	NTRAST	R (100	00000/L	LSB)
0	0	0	0	0	1	0	1			S	UB-CON	NTRAST	В (100	00000/L	LSB)
0	0	0	0	0	1	1	0				γ	-2	(000	00000/L	LSB)
0	0	0	0	0	1	1	1					-1	(000	00000/L	_SB)
0	0	0	0	1	0	0	0	(0)			PSIG-E	BRIGHT	(100	0000/LS	SB)
0	0	0	0	1	0	0	1				CON	И-DC	(100	00000/L	_SB)
0	0	0	0	1	0	1	0				CO	LOR	(100	00000/L	_SB)
0	0	0	0	1	0	1	1				H	UE	(100	00000/L	_SB)
0	0	0	0	1	1	0	0	(0)		LIMITER LSB)	BL	ACK-LIN	MITER (10000/L	SB)
0	0	0	0	1	1	0	1	FILTER	(00/LSB)	RE	F (011/L	.SB)	LPF	(000/L	SB)
0	0	0	0	1	1	1	0	PI	CTURE-	-GAIN (0	0000/LS	SB)	(0)	PICTU (00/l	RE-F0 _SB)
0	0	0	0	1	1	1	1	(0)	(0)	(0)	(0)	MODE (0)	DA	(000/LS	SB)
0	0	0	1	0	0	0	0	(0)	(0)	SYNC GEN (1)	PS 4 (1)	(0)	PS 2 (1)	PS 1 (1)	PS 0 (1)
0	0	1	0	0	0	0	0	SLSYP (0)	SLEXVD (0)	SLDWN (0)	SLRGT (0)	SLSH2 (0)	SLSH1 (0)	SLWD (0)	SLPL (0)
0	0	1	0	0	0	0	1	(0)	SLFL (0)	SLFR (0)	SL4096 (0)	SLCLP2 (0)	SLCLP1 (0)	SLVDP (0)	SLHDP (0)
0	0	1	0	0	0	1	0	(0)	(0)	SLTST4 (0)	SLTST3 (0)	SLSH0 (0)	SLTST2 (0)	SLTST1 (0)	SLTST0 (0)
0	0	1	0	0	0	1	1	(0)	(0)	(0)	H	I-POSIT	ION (10	000/LSE	3)
0	0	1	0	0	1	0	0	(0)	(0)	(0)	Н	D-POSI	TION (00	000/LS	В)

Note) If there is the possibility that data may be set at other than the above-noted addresses, set these data to "0".

3) Description of control data

USER-BRIGHT

This adjusts the brightness of the RGB output signals. Adjustment from LSB \rightarrow MSB increases the amplitude (black-black).

SUB-BRIGHT R/B

This adjusts the brightness of the R and B output signals using the G output signal as the reference. Adjustment from LSB \rightarrow MSB increases the amplitude (black-black).

CONTRAST

This adjusts the contrast of the RGB output signals. Adjustment from LSB \rightarrow MSB increases the amplitude (black-white).

SUB-CONTRAST R/B

This adjusts the contrast of the R and B output signals using the G output signal as the reference. Adjustment from LSB \rightarrow MSB increases the amplitude (black-black).

γ-2

This sets the white side γ point level of the RGB output signals. Adjustment from MSB \rightarrow LSB lowers the γ point. When not adjusting γ -2, set γ -2: 11111111 (LSB). Set the γ -2 point to the white side of the γ -1 point.

γ-1

This sets the black side γ point level of the RGB output signals. Adjustment from MSB \rightarrow LSB lowers the γ point. When not adjusting γ -1, set γ -1: 11111111 (LSB). Set the γ -1 point to the black side of the γ -2 point.

PSIG-BRIGHT

This adjusts the bright level of the PSIG output signal. Adjustment from LSB \rightarrow MSB increases the amplitude (peak to peak).

Note: Do not set PSIG-BRIGHT: 0000000 (LSB), as this setting turns off the internal PSIG circuit.

• COM-DC

This adjusts the COMMON output voltage. Adjustment from LSB → MSB increases the output voltage.

COLOR

This adjusts the color gain during Y/color difference input. Adjustment from LSB \rightarrow MSB increases the gain.

HUE

This adjusts the phase during Y/color difference input. Adjustment from LSB \rightarrow MSB advances the phase.

WHITE-LIMITER

This adjusts the white side limiter level of the RGB output signals. See the AC Characteristics for the output level.

BLACK-LIMITER

This adjusts the black side limiter level of the RGB output signals. Adjustment from LSB \rightarrow MSB lowers the limiter level.

• LPF

This switches the frequency response of the low-pass filter. Set the fc/-3dB frequency relative to the amplitude 100kHz reference. See the AC Characteristics for the output level.

D2	D1	D0	fc (RGB input/no load/typ.)
0	0	0	LPF OFF
0	0	1	2.0MHz
0	1	0	2.7MHz
0	1	1	3.4MHz
1	0	0	3.9MHz
1	0	1	4.9MHz
1	1	0	5.7MHz
1	1	1	6.4MHz

• REF

This adjusts the REF output voltage. Adjustment from LSB → MSB raises the output voltage level. See the AC Characteristics for the output level.

• FILTER

This sets the trap (f0) center frequency. See the AC Characteristics for the output level.

D7	D6	Center frequency (f0)
0	0	TRAP OFF
0	1	13.5MHz
1	0	14.3MHz
1	1	_

• PICTURE-F0

This sets the picture center frequency (f0) during Y/color difference input. See the AC Characteristics for the output level.

D1	D0	Center frequency (f0)
0	0	2.0MHz (typ.)
0	1	2.2MHz (typ.)
1	0	2.6MHz (typ.)
1	1	2.9MHz (typ.)

• PICTURE-VOLUME

This adjusts the picture gain during Y/color difference input. Adjustment from LSB → MSB raises the gain. When not using the picture function (OFF), set PICTURE-VOLUME: 00000 (LSB).

• DA

This adjusts the DA output voltage. See the AC Characteristics for the output level.

MODE

This switches the input signal.

D3	Input signal
0	RGB input
1	Y/color difference input

• SYNC GEN

This sync generator mode stops all output pulses other than the HDO and VDO output pulses. The PS0, PS1, PS2 and PS4 settings have priority over the SYNC GEN setting. Normally set to "0".

D5	Mode (SYNC GEN)
0	Normal operation
1	All output pulses and corresponding output blocks other than the HDO and VDO output pulses are stopped.

• PS0, PS1, PS2, PS4

These perform the power saving settings for each input and output block. Be sure to use these settings as described in "Power Supply and Power Saving Sequence". The power-on default for this IC is power saving mode, so the settings should be canceled by serial communication after power-on.

D0, 1, 2, 4	Mode (PS0, PS1, PS2, PS4)
0	Normal operation
1	The respective outputs and corresponding output blocks are stopped.

SONY CXA3268AR

Power Supply and Power Saving Sequence

When using this IC, the power supply sequences described below must be followed during power-on/off to ensure reliability as a LCD driving system. Thoroughly study the function specifications of each control method (1), (2) and (3) before use.

Control timing (1)

Use this timing when not using the power saving (PS) function regardless of picture quality during power-on/off.

Control timing (2)

Use this timing when using the power saving (PS) function regardless of picture quality during power-on/off. Note that in this case an external switch is necessary.

Control timing (3)

Use this timing when using the power saving (PS) function and placing priority on picture quality during power-on/off. Note that in this case an external switch is necessary.

Control timing (1)

- (1) IC power-on (3V, 12V), LCD power-on (HVDD, VVDD)
- (2) A settings: after the IC and LCD power supplies have risen
- (3) IC power-off (3V, 12V), LCD power-off (HVDD, VVDD): optional

The LCD power supply (HVDD, VVDD) rise timing should adequately satisfy the panel specifications. Serial data settings other than PS should be made during the control period from the rise of the IC 3V power supply to (2).




Fig. 1

^{*2} When inputting the sync signal from an external source, set serial data PS4 = 1.




Fig. 2. System block diagram

^{*1} During IC power-on (default status), the PS mode is activated (the PS0, PS1, PS2, PS4 and SYNC GEN data are all set to "1"). Therefore, the PS settings should be canceled via serial communication in accordance with the sequence specifications.

Control timing (2)

- (1) IC power-on (3V, 12V), LCD power-on (HVDD, VVDD)
- (2) A settings: after the IC and LCD power supplies have risen
- (3) B settings: optional
- (4) IC power-off (3V, 12V), LCD power-off (HVDD, VVDD): optional
 - It is possible to skip from step (2) to step (4) without making the B settings (dotted lines in the figure).

The LCD power supply (HVDD, VVDD) rise timing should adequately satisfy the panel specifications. Serial data settings other than PS should be made during the control period from the rise of the IC 3V power supply to (2).




Fig. 1

^{*2} When inputting the sync signal from an external source, set serial data PS4 = 1.




Fig. 2. System block diagram

^{*1} During IC power-on (default status), the PS mode is activated (the PS0, PS1, PS2, PS4 and SYNC GEN data are all set to "1"). Therefore, the PS settings should be canceled via serial communication in accordance with the sequence specifications.

Control timing (3)

- (1) IC power-on (3V)
- (2) IC power-on (12V), LCD power-on (HVDD, VVDD): after the IC power supply (3V) has completely risen
- (3) A settings: after the IC (12V) and LCD power supplies have risen
- (4) B settings: after the PLL has stabilized (stable RPD waveform) and the panel I/O power supply conditions have been satisfied.
- (5) C settings: optional
- (6) D settings: after COM/CS, RGB and PSIG have fallen
- (7) E settings: 100ms or more after the D settings
- (8) IC power-off (12V), LCD power-off (HVDD, VVDD): after the HVDD and VVDD pin voltages have fallen
- (9) IC power-off (3V): after the IC power supply (12V) has completely fallen

Serial data settings other than PS should be made during the control period from the rise of the IC 3V power supply to (3).

The LCD power supply (HVDD, VVDD) rise timing should adequately satisfy the panel specifications.




Fig. 1

^{*4} When lowering the power supplies, first lower the LCD and IC 12V power supplies, then lower the IC 3V power supply.




Fig. 2. System block diagram

^{*1} During IC power-on (default status), the PS mode is activated (the PS0, PS1, PS2, PS4 and SYNC GEN data are all set to "1"). Therefore, the PS settings should be canceled via serial communication in accordance with the sequence specifications.

^{*2} When inputting the sync signal from an external source, set serial data PS4 = 1.

^{*3} When raising the power supplies, first raise the IC 3V power supply, then raise the IC 12V and LCD power supplies.

• SLPL

This switches the display system.

D0	Display system
0	NTSC
1	PAL

• SLWD

This switches the display aspect.

D1	Supported aspect
0	4:3 display
1	16:9 display

• SLSH0, SLSH1, SLSH2

These switch the sample-and-hold timing.

SLSH2 D3	SLSH1 D2	SLSH0 D3	Sample-and-hold position
0	0	0	SHS1
0	0	1	SHS2
0	1	0	SHS3
0	1	1	SHS4
1	0	0	SHS5
1	0	1	SHS6
1	1	0	Through (sample-and-hold off)
1	1	1	Through (sample-and-hold off)

• SLRGT

This is the right/left inversion function. This switches the horizontal scan direction of the LCD panel.

D4	Scan mode
0	Normal display (right scan)
1	Right/left inverted display (left scan)

• SLDWN

This is the up/down inversion function. This switches the vertical scan direction of the LCD panel.

D5	Scan mode
0	Normal display (down scan)
1	Up/down inverted display (up scan)

SLEXVD

This switches the external vertical sync signal (VD/Pin 10) input. This is used when not performing sync separation with the internal sync separation circuit during external separate sync (VD, HD/Pins 10 and 5) input. Set to "0" during external CSYNC/Pin 5 input.

D6	Mode
0	Other than during external vertical sync signal input
1	External vertical sync signal input

• SLSYP

This switches the input sync polarity. When using the Pin 4 (SYNC OUT) output as the sync signal (when using the internal sync separation signals), set this to "0".

D7	Input polarity
0	Positive polarity
1	Negative polarity

• SLHDP, SLVDP

These switch the HDO output and VDO output polarity.


D0	Output polarity (HDO)
0	Positive polarity
1	Negative polarity

D1	Output polarity (VDO)	
0	Positive polarity	
1_	Negative polarity	

• SLCP1, SLCP2

These switch the clamp position.

D3	D2	Clamp position	
0	0	A (Back porch position/when using the internal sync separation signals)	
0	1	B (Sync position/when using the internal sync separation signals)	
1	0	C (Back porch position/during external sync signal input)	
1	1	D (Sync position/during external sync signal input)	



Note) When clamp is performed at back porch and sync position, set back porch and sync period of Pins 69, 70, 71 and 72 input signals at pedestal level.

SL4096

This function inverts the output signal polarity every 4096 fields. This further inverts the polarity of the RGB output that is inverted every 1H for 4096 fields. Normally set to 1H inversion.

D4	Mode	
0	1H inversion	
1	1H inversion + 4096 field inversion	

• SLFR

This function inverts the output signal polarity every field. Normally set to 1H inversion.

D5	Mode	
0	1H inversion	
1	1 field inversion	

• SLFL

This function is used to stop output signal polarity inversion. Normally set to polarity inversion. Tom.cn

D6	Mode
0	Polarity inversion
1	Polarity inversion stopped


• SLTST0, 1, 2, 3, 4

These are the test functions. Set to normal mode.

D0, 1, 2, 3, 4	Mode
0	Normal mode
1	Test mode

• HP1, 2, 3, 4, 5

These set the H position. The horizontal display position is switched by adjusting the HST pulse position using the input horizontal sync signal as the reference. Adjustment is possible in 1 bit = 2fH increments. (1fH = 1 dot)




• HDP1, 2, 3, 4, 5

These set the HDO output pulse position. The HDO pulse output position is switched using the input horizontal sync signal as the reference. Adjustment is possible in 1 bit = 4fH increments. (1fH = 1 dot)





Application Circuit (RGB input/Y/color difference input, during internal sync separation signal input)




^{*1} Resistance value tolerance: ±2%, temperature coefficient: ±200ppm or less Locate this resistor as close to the IC pin as possible to reduce the effects of external signals.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

^{*2} Varicap diode: 1T369 (SONY)

 $^{^{*3}}$ Connect to GND when not using OSD input.

Application Circuit (RGB input/Y/color difference input, during external sync signal input)



^{*1} Resistance value tolerance: ±2%, temperature coefficient: ±200ppm or less Locate this resistor as close to the IC pin as possible to reduce the effects of external signals.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

^{*2} Varicap diode: 1T369 (SONY)

^{*3} Connect to GND when not using OSD input.


^{*4} During CSYNC input, input to Pin 5 only (leave Pin 10 open). During separate sync (HD, VD) input, input to Pins 5 and 10.

Notes on Operation

- (1) This IC contains digital circuits, so the set board pattern must be designed in consideration of undesired radiation, interference to analog circuits, etc. Care should also be taken for the following items when designing the pattern.
 - The digital and analog IC power supplies should be separated, but the GND and Vss should not be separated and should use a plain GND (Vss) pattern in order to reduce impedance as much as possible. The power supplies should also use a plain pattern.
 - Use ceramic capacitors for the by-pass capacitors between the power supplies and GND, and connect these capacitors as close to the pins as possible.
 - The resistor connected to Pin 8 should be connected as close to the pin as possible, and the wiring from the pin to GND should be as short as possible. Also, do not pass other signal lines close to this pin or the connected resistor.
 - The resistor connected to Pin 17 should be located as close to the pin as possible. Also, do not pass other signal lines close to this pin.
 - The capacitors connected to Pins 7 and 42 should be located as close to the LCD panel as possible.
 - The PLL block (LPF/VCO) should be compact and located near the IC.
- (2) The R/R-Y (Pin 72), G/Y (Pin 71), B/B-Y (Pin 70) and FIL IN (Pin 69) pin input signals are clamped at the inputs using the capacitors connected to each pin, so these signals should be input at sufficiently low impedance.
 - (Input at an impedance of $1k\Omega$ (max.) or less.)
- (3) The smoothing capacitor of the DC level control feedback circuit in the capacitor block connected to the RGB output pins should have a leak current with a small absolute value and variance. Also, when using the pulse elimination (PAL display, WIDE display) function, the picture quality should be thoroughly evaluated before deciding the capacitance value of the capacitor.
- (4) A thorough study of whether the capacitor connected to the COM output pin satisfies the LCD panel specifications should be made before deciding the capacitance value.
- (5) If this IC is used in connection with a circuit other than an LCD, it may cause that circuit to malfunction depending on the order in which power is supplied to the circuits. Thoroughly study the consequences of using this IC with other circuits before deciding on its use.
- (6) Since this IC utilizes a C-MOS structure, it may latch up due to excessive noise or power surge greater than the maximum rating of the I/O pins, or due to interface with the power supply of another circuit, or due to the order in which power is supplied to circuits. Be sure to take measures against the possibility of latch up.
- (7) Be sure to observe the power supply and power saving sequence specifications specified for this IC.
- (8) Do not apply a voltage higher than VDD or lower than Vss to I/O pins.
- (9) Do not use this IC under operating conditions other than those given.
- (10) Absolute maximum rating values should not be exceeded even momentarily. Exceeding ratings may damage the device, leading to eventual breakdown.
- (11) This IC has a MOS structure which is easily damaged by static electricity, so thorough measures should be taken to prevent electrostatic discharge.
- (12) Always connect the Vss, GND1 and GND2/3 pins to the lowest potential applied to this IC; do not leave these pins open. The voltages applied to the power supply pins should be as follows. Vss = GND1 = GND2/3 ≤ Vpd = Vcc1 ≤ Vcc2 = Vcc3.

Package Outline Unit: mm

72PIN LQFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	LQFP-72P-L111
EIAJ CODE	P-LQFP72-10X10-0.5
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.3g