



DAC701 DAC702 DAC703

Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS

FEATURES

- V_{OUT} AND I_{OUT} MODELS
- HIGH ACCURACY: Linearity Error ±0.0015% of FSR max Differential Linearity Error ±0.003% of FSR max

DESCRIPTION


The DAC70X family comprise of complete 16-bit digital-to-analog converters that includes a precision buried-zener voltage reference and a low-noise, fast-settling output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 15-bit monotonicity over the entire specified temperature range, but also a maximum end-point linearity error of $\pm 0.0015\%$ of full-scale range. Total full-scale gain drift is limited to ± 10 ppm/°C maximum (LH and CH grades).

 MONOTONIC (at 15 bits) OVER FULL SPECIFICATION TEMPERATURE RANGE
 PIN-COMPATIBLE WITH DAC70, DAC71, DAC72

DUAL-IN-LINE PLASTIC AND HERMETIC CERAMIC AND SOIC

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HC-compatible over the entire temperature range. Outputs of 0 to +10V, $\pm 10V$, 0 to -2mA, and $\pm 1mA$ are available.

These D/A converters are packaged in hermetic 24-pin ceramic side-brazed or molded plastic. The DIP-packaged parts are pin-compatible with the voltage and current output DAC71 and DAC72 model families. The DAC702 is also pin-compatible with the DAC70 model family. In addition, the DAC703 is offered in a 24-pin SOIC package for surface mount applications.



SPECIFICATIONS

At +25°C and rated power supplies, unless otherwise noted.

	D	AC702/70	3J	DAC701/702/703K DAC		DAC7	701/702/70	3B, S	DAC	C701/702/703L, C			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT					•								
DIGITAL INPUT Resolution			16			*			*			*	Bits
Digital Inputs ⁽¹⁾ V _{IH} V _{IL}	+2.4 -1.0		+V _{CC} +0.8	*		*	*		* *	*		* *	V V
$I_{IH}, V_{I} = +2.7V$ $I_{IL}, V_{I} = +0.4V$	1.0	-0.35	+40 -0.5	, k	*	*		*	*		*	*	μA mA
TRANSFER CHARACTERIS	STICS												
ACCURACY ⁽²⁾													
Linearity Error ⁽⁴⁾ Differential Linearity Error ⁽⁴⁾		±0.0015 ±0.003	±0.006 ±0.012		* *	±0.003 ±0.006		*	*		±0.00075 ±0.0015	±0.0015 ±0.003	% of FSR ⁽³⁾ % of FSR
Differential Linearity Error at Bipolar Zero (DAC702/703) ⁽⁴⁾					±0.003	±0.006		±0.0015	±0.003		*	*	% of FSR
Gain Error ⁽⁵⁾ Zero Error ^(5, 6) Monotonicity Over Spec.		±0.07 ±0.05	±0.30 ±0.10		*	±0.15 *		±0.05 *	±0.10 *		*	*	% % of FSR
Temp Range	13			14			*		3	15			Bits
DRIFT (over specification temperature range) Total Error Over							x	12 30 m	C	0			
Temperature Range (all models) ⁽⁷⁾ Total Full Scale Drift:		±0.08			*	±0 .15		±0.05	±0.10		*	*	% of FSR
DAC701 DAC702/703 Gain Drift (all models)		±10 ±10 ±10	±30		* * *	±30 ±25 ±25	,C	±8.5 ±7 ±7	±18 ±15 ±15		±6 * ±5	±13 * ±10	ppm of FSR/° ppm of FSR/° ppm/°C
Zero Drift: DAC701 DAC702/703		±5	±15		±2.5 *	±5 ±12		±1.5 ±4	±3 ±10		* ±2.5	* ±5	ppm of FSR/° ppm of FSR/°
Differential Linearity Over Temp. ⁽⁴⁾			±0.012			+0.009, -0.006			*			+0.006, -0.003	% of FSR
Linearity Error Over Temp. ⁽⁴⁾			±0.012			±0.006			*			±0.003	% of FSR
SETTLING TIME (to ±0.003% of FSR) ⁽⁸⁾ DAC701/703 (V _{OUT} Models)													
Full Scale Step, 2kΩ Load 1LSB Step at Worst-Case Code ⁽⁹⁾		4			*	8		*	*		*	*	μs
Slew Rate DAC702 (I _{OUT} Models)		2.5 10			* *			* *			*		μs V/μs
Full Scale Step (2mA), 10 to 100Ω Load 1kΩ Load		350 1			* *	1000 3		* *	* *		* *	* *	ns μs
OUTPUT		1			1			1	1	•	1		
VOLTAGE OUTPUT MODELS													
DAC701 (CSB Code) DAC703 (COB Code) Output Current	±5	±10		*	0 to +10 *		*	*		*	*		V V mA
Output Impedance Short Circuit to Common Duration	-	0.15 Indefinite			*			*			*		Ω
CURRENT OUTPUT MODELS		Indemnie			-7			-^			~		
DAC702 (COB Code) ⁽¹⁰⁾ Output Impedance ⁽¹⁰⁾ Compliance Voltage		±1 2.45 ±2.5			* * *			* * *			* *		mA kΩ V



SPECIFICATIONS (CONT)

At +25°C and rated power supplies, unless otherwise noted.

	D	AC702/703	3J	DAC	701/702/7	'03K	DAC7	/01/702/70	3B, S	DAC	701/702/70)3L, C	
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
REFERENCE VOLTAGE Voltage Source Current Available		+6.3		+6.0	+6.3	+6.6	+6.24	+6.3	+6.36	*	*	*	V
for External Loads Temperature Coefficient Short Circuit to Common		+2.5 ±10		+1.5	*	±25	*	*	±15	*	* *	*	mA ppm/°C
Duration		Indefinite			*			*			*		
POWER SUPPLY REQUIR	EMENTS	-											
Voltage: +V _{CC}	13.5	15	16.5	*	*	*	*	*	*	*	*	*	V
-V _{CC}	13.5	15	16.5	*	*	*	*	*	*	*	*	*	V
V _{DD} Current (No Load): DAC702 (I _{OUT} Models)	+4.5	+5	+16.5	*	*	*	*	*	*	*	*	*	V
+V _{CC}		+10	+25		*	*		*	*		*	*	mA
-V _{CC}		-13	-25		*	*		*	*		*	*	mA
V _{DD} DAC701/703		+4	+8		*	*		*	*		*	*	mA
(V _{OUT} Models)													
+V _{CC}		+16	+30		*	*		*	*		*	*	mA
-V _{CC}		-18	-30		*	*		*	*		*	*	mA
V_{DD} Power Dissipation: $(V_{DD} = +5.0V)^{(11)}$		+4	+8		*	*	. 3	*	*		*	*	mA
DAC702		365			*	790	X	*	630		*	*	mW
DAC701/703		530			*	940		*	780		*	*	mW
Power Supply Rejection:							-0	1.1					
+V _{CC}		±0.0015	±0.006		*	*	6	*	±0.003		*	*	% of FSR/%V _{CC}
-V _{CC}		±0.0015	±0.006		*	*		*	±0.003		*	*	% of FSR/%V _{CC}
V _{DD}		±0.0001	±0.001		*	*		*	*		*	*	% of FSR/%V _{DD}
TEMPERATURE RANGE													
Specification:													
B, C Grades							-25		+85	*		*	°C
S Grades							-55		+125				°C
J, K, L Grades	0		+70	*		*				0		+70	°C
Storage: Ceramic			100	-60		+150	*		*	*		*	°C
Plastic, SOIC	-60		+100	*		*							°C


* Specification same as model to the left.

NOTES: (1) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC, and 54/74HTC compatible over the operating voltage range of V_{DD} = +5V to +15V and over the specified temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of V_{DD} = +5V to +15V. As logic "0" and logic "1" inputs vary over 0V to +0.8V and +2.4V to +10V respectively, the change in the D/A converter output voltage will not exceed ±0.0015% of FSR for the LH and CH grades, ±0.003% of FSR for the BH grade and ±0.006% of FSR for the KG grade. (2) DAC702 (current-output models) is specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling time. (3) FSR means full-scale range and is 20V for the ±10V range (DAC703), 10V for the 0 to +10V range (DAC701). FSR is 2mA for the ±1mA range (DAC702). (4) ±0.0015% of full-scale range is equivalent to 1LSB in 15-bit resolution. ±0.003% of full-scale range is equivalent to 1LSB in 13-bit resolution. ±0.003% of full-scale range is equivalent to 1LSB in 13-bit resolution. ±0.006% of full-scale range is equivalent to 1LSB in 13-bit resolution. (5) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the zero point. (6) Error at input code FFF_H for DAC701, 7FF_H for DAC702 and DAC703. (7) With gain and zero errors adjusted to zero at +25°C. (8) Maximum represents the 3\sigma limit. Not 100% tested for this parameter. (9) At the major carry, 7FFF_H to 8000_H and 8000_H to 7FFF_H. (10) Tolerance on output timpedance and output current is ±30%. (11) Power dissipation is an additional 40mW when V_{DD} is operated at +15V.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



CONNECTION DIAGRAMS



PIN ASSIGNMENTS

	ALL	PACKAGES
PIN #	DAC702	DAC701/703
1	Bit 1 (MSB)	Bit 1 (MSB)
2	Bit 2	Bit 2
3	Bit 3	Bit 3
4	Bit 4	Bit 4
5	Bit 5	Bit 5
6	Bit 6	Bit 6
7	Bit 7	Bit 7
8	Bit 8	Bit 8
9	Bit 9	Bit 9
10	Bit 10	Bit 10
11	Bit 11	Bit 11
12	Bit 12	Bit 12
13	Bit 13	Bit 13
14	Bit 14	Bit 14
15	Bit 15	Bit 15
16	Bit 16 (LSB)	Bit 16 (LSB)
17	R _{FEEDBACK}	V _{OUT}
18	V _{DD}	V _{DD}
19	-V _{CC}	-V _{CC}
20	Common	Common
21	I _{OUT}	Summing Junction (Zero Adjust)
22	Gain Adjust	Gain Adjust
23	+V _{cc}	+V _{CC}
24	+6.3V Reference Output	+6.3V Reference Output

ABSOLUTE MAXIMUM RATINGS(1)

+V _{CC} to Common 0V, +18V -V _{CC} to Common 0V, -18V V _{DD} to Common 0V, +18V Digital Data Inputs to Common -1V, +18V Reference Out to Common -1V, +18V External Voltage Applied to R _F (DAC702) ±18V External Voltage Applied to D/A Output (DAC701/703) -5V to +5V
V _{OUT} (DAC701/703) Indefinite Short to Common Power Dissipation

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	OUTPUT CONFIGURATION	TEMPERATURE RANGE	LINEARITY ERROR, MAX AT+25°C (% of FSR)	GAIN DRIFT, MAX (ppm/°C)
DAC703JP	24-Pin Plastic DIP	167	±1mA, ±10V	0°C to +70°C	±0.006	±30
DAC703KP	24-Pin Plastic DIP	167	±1mA, ±10V	0°C to +70°C	±0.003	±25
DAC701KH	24-Pin Ceramic DIP	165	0 to -2mA, 0 to +10V	0°C to +70°C	±0.003	±25
DAC702KH	24-Pin Ceramic DIP	165	±1mA, ±10V	0°C to +70°C	±0.003	±25
DAC703KH	24-Pin Ceramic DIP	165	±1mA, ±10V	0°C to +70°C	±0.003	±25
DAC701BH	24-Pin Ceramic DIP	165	0 to -2mA, 0 to +10V	−25°C to +85°C	±0.003	±15
DAC702BH	24-Pin Ceramic DIP	165	±1mA, ±10V	−25°C to +85°C	±0.003	±15
DAC703BH	24-Pin Ceramic DIP	165	±1mA, ±10V	−25°C to +85°C	±0.003	±15
DAC701LH	24-Pin Ceramic DIP	165	0 to -2mA, 0 to +10V	0°C to +70°C	±0.0015	±10
DAC702LH	24-Pin Ceramic DIP	165	±1mA, ±10V	0°C to +70°C	±0.0015	±10
DAC703LH	24-Pin Ceramic DIP	165	±1mA, ±10V	0°C to +70°C	±0.0015	±10
DAC701CH	24-Pin Ceramic DIP	165	0 to -2mA, 0 to +10V	–25°C to +85°C	±0.0015	±10
DAC702CH	24-Pin Ceramic DIP	165	±1mA, ±10V	−25°C to +85°C	±0.0015	±10
DAC703CH	24-Pin Ceramic DIP	165	±1mA, ±10V	−25°C to +85°C	±0.0015	±10
DAC701SH	24-Pin Ceramic DIP	165	0 to -2mA, 0 to +10V	–55°C to +125°C	±0.003	±15
DAC702SH	24-Pin Ceramic DIP	165	±1mA, ±10V	–55°C to +125°C	±0.003	±15
DAC703SH	24-Pin Ceramic DIP	165	±1mA, ±10V	–55°C to +125°C	±0.003	±15
DAC703JU	24-Pin SOIC	239	±10V	0°C to +70°C	±0.006	±30
DAC703KU	24-Pin SOIC	239	±10V	0°C to +70°C	±0.003	±25

DAC703KU 24-Pin SOIC 239 ±10V 0°C to +70°C
NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.



DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

The DAC701/702/703 accept complementary digital input codes in either binary format (CSB, unipolar or COB, bipolar). The COB models DAC702/703 may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

	ANALOG OUTPUT							
DIGITAL INPUT CODES	DAC701 Complementary Straight Binary (CSB)	DAC702/703 Complementary Offset Binary (COB)	DAC702/703 Complementary Two's Complement (CTC)*					
0000 _H 7FFF _H 8000 _H FFFF _H	+ Full Scale +1/2 Full Scale +1/2 Full Scale -1LSB Zero	+ Full Scale Bipolar Zero -1LSB - Full Scale	–1LSB – Full Scale + Full Scale Bipolar Zero					
* Invert the M code.	SB of the COB code	with an external inv	verter to obtain CTC					

TABLE I. Digital Input Codes.

ACCURACY

Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

Differential Linearity Error

Differential linearity error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1LSB (-0.006% for 14-bit resolution) insures monotonicity.

Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC701/702/703 are specified to be monotonic to 14 bits over the entire specification temperature range.

DRIFT

Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences for each D/A at t_{MIN} , +25°C and t_{MAX} ; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

Zero Drift

Zero drift is a measure of the change in the output with $FFFF_H$ (DAC701) applied to the digital inputs over the specified temperature range. For the bipolar models, zero is measured at $7FFF_H$ (bipolar zero) applied to the digital inputs. This code corresponds to zero volts (DAC703) or zero milliamps (DAC702) at the analog output. The maximum change in offset at t_{MIN} or t_{MAX} is referenced to the zero error at +25°C and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade (ppm of FSR/°C).

SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.

Voltage Output

Settling times are specified to $\pm 0.003\%$ of FSR ($\pm 1/2$ LSB for 14 bits) for two input conditions: a full-scale range change of 20V (DAC703) or 10V (DAC701) and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

Current Output

Settling times are specified to $\pm 0.003\%$ of FSR for a fullscale range change for two output load conditions: one for 10Ω to 100Ω and one for 1000Ω . It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.




FIGURE 1. Final-Value Error Band vs Full-Scale Range Settling Time.

COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.



POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply $(+V_{CC})$, negative supply $(-V_{CC})$ or logic supply (V_{DD}) about the nominal power supply voltages (see Figure 2).

It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection vs Power Supply Ripple Frequency.

REFERENCE SUPPLY

All models have an internal low-noise +6.3V reference voltage derived from an on-chip buried zener diode. This reference voltage, available to the user, has a tolerance of $\pm 5\%$ (KH models) and $\pm 1\%$ (BH models). A minimum of 1.5mA is available for external loads. Since the output impedance of the reference output is typically 1W, the external load should remain constant.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the bipolar offset (connected internally to the reference) from load variations.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. $1\mu F$ tantalum capacitors should be located close to the D/A converter.

EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9M Ω and 270k Ω resistors (±20% carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the 3.9M Ω part. A 0.001µF to 0.01µF ceramic capacitor should be connected from Gain Adjust to Common to prevent noise pickup. Refer to Figures 4 and 5 for the relationship of zero and gain adjustments to unipolar and bipolar D/A converters.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters, DAC701.




FIGURE 5. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters, DAC702 and DAC703.



Zero Adjustment

For unipolar (CSB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (COB, CTC) configurations, apply the digital input code that produces zero output voltage or current. See Table II for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before gain calibration.

Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment circuit connections.

INSTALLATION CONSIDERATIONS

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to V_{DD} through a single 1k Ω resistor.

Due to the extremely high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a 10V full-scale range, 1LSB is 153μ V. With a load current of 5mA, series wiring and connector resistance of only 30m Ω will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021Ω /ft. Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!

In Figures 6, 7, and 8, lead and contact resistances are represented by R_1 through R_5 . As long as the load resistance R_L is constant, R_2 simply introduces a gain error and can be removed during initial calibration. R_3 is part of R_L , if the output voltage is sensed at Common, and therefore introduces no error. If R_L is variable, then R_2 should be less than $R_{L \text{ MIN}}/2^{16}$ to reduce voltage drops due to wiring to less than 1LSB. For example, if $R_L \text{ MIN}$ is $5 \text{k}\Omega$, then R_2 should be less than 0.08 Ω . R_L should be located as close as possible to the D/A converter for optimum performance. The effect of R_4 is negligible.

In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC700 family because the D/A converter is designed to have a constant return current of approximately 2mA flowing from Common. The variation in this current is under 20µA (with changing input codes), therefore R_4 can be as large as 3Ω without adversely affecting the linearity of the D/A converter. The voltage drop across R_4 ($R_4 \times 2mA$) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 6, 7, and 8.

Figures 7 and 8 show two methods of connecting the current output models (DAC702) with external precision output op amps. By sensing the output voltage at the load resistor (ie, by connecting R_F to the output of A_1 at R_L), the effect of R_1 and R_2 is greatly reduced. R_1 will cause a gain error but is independent of the value of R_L and can be eliminated by initial calibration adjustments. The effect of R_2 is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.




FIGURE 6. Output Circuit for Voltage Models.

BURR-BROWN® DAC701, 702, 703

			VOLTAG	E OUTPUT MODELS						
				ANALOG OUTPUT						
	Γ		DAC701 UNIPOLAR		DAC703 BIPOLAR					
DIGITAL INPUT CODE		16-BIT	15-BIT	14-BIT	16-BIT	15-BIT	14-BIT			
1LSB 0000 _H FFFF _H	(μV) (V) (V)	153 +9.99985 0	305 +9.99969 0	610 +9.99939 0	305 +9.99960 -10.0000	610 +9.99939 -10.0000	1224 +9.99878 -10.0000			
			ANALO	G OUTPUT MODEL						
				ANALOG	OUTPUT					
	Γ			DAC702	BIPOLAR					
DIGITAL INPUT CODE 16-BIT			15-	BIT	14-BIT					
1LSB 0000 _H FFFF _H	(μΑ) (mA) (mA)	0.031 -0.99997 +1.00000		0.0 -0.99 +1.00	9994	0.122 -0.99988 +1.00000				

TABLE II. Digital Input and Analog Output Relationships.

If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of R_6 and R_7 must be adjusted for maximum common-mode rejection at R_L . Note that if R_3 is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of R_4 is negligible.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.




FIGURE 7. Preferred External Op Amp Configuration.




FIGURE 8. Differential Sensing Output Op Amp Configuration.

APPLICATIONS

DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT D/AS

DAC702 is current output devices and will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.

DAC702 can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to ± 50 ppm/°C. The resistors in the DAC702 ratio track to ± 1 ppm/°C but their absolute TCR may be as high as ± 50 ppm/°C.

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 10.

OUTPUTS LARGER THAN 20V RANGE

For output voltage ranges larger than $\pm 10V$, a high voltage op amp may be employed with an external feedback resistor. Use I_{OUT} values of ± 1 mA for bipolar voltage ranges and -2mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.





FIGURE 9. External Op Amp Using Internal Feedback Resistors.








FIGURE 11. External Op Amp Using External Feedback Resistors.

