
## August 1986 FAIRCHILD Revised March 2000 SEMICONDUCTOR DM74LS74A **Dual Positive-Edge-Triggered D Flip-Flops with** Preset, Clear and Complementary Outputs **General Description** This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or · 子 · · · · · HIGH without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs. **Ordering Code:** Order Number Package Number Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow DM74LS74AM M14A DM74LS85ASJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide DM74LS74AN 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide N14A Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code **Connection Diagram Function Table**



Inputs				Outputs		
PR	CLR	CLK	D	Q	Q	
L	Н	Х	Х	Н	L	
н	L	Х	Х	L	Н	
L	L	х	х	H (Note 1)	H (Note 1)	
н	н	$\uparrow$	н	н	L	
н	н	<b>↑</b>	L	L	н	
н	н	L	Х	Q <sub>0</sub>	$\overline{Q}_0$	

H = HIGH Logic Level X = Either LOW or HIGH Logic Level

X = Either LOW or HIGH Logic Le L = LOW Logic Level

 $\uparrow$  = Positive-going Transition

 $Q_0$  = The output logic level of Q before the indicated input conditions were established.

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

© 2000 Fairchild Semiconductor Corporation DS006373

# Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	–65°C to +150°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
VIH	HIGH Level Input Voltage		2			V
VIL	LOW Level Input Voltage				0.8	V
ОН	HIGH Level Output Current				-0.4	mA
OL	LOW Level Output Current				8	mA
CLK	Clock Frequency (Note 3)		0		25	MHz
CLK	Clock Frequency (Note 4)		0	S.	20	MHz
W	Pulse Width	Clock HIGH	18	A L		
	(Note 3)	Preset LOW	15	2.3	A	ns
		Clear LOW	15			
W	Pulse Width	Clock HIGH	25	-		
	(Note 4)	Preset LOW	20			ns
		Clear LOW	20			
SU	Setup Time (Note 3)(Note 5)		20↑			ns
SU	Setup Time (Note 4)(Note 5)		25↑			ns
н	Hold Time (Note 5)(Note 6)		0↑			ns
Г <sub>А</sub>	Free Air Operating Temperature		0		70	°C

Note 3:  $C_L = 15 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$ ,  $T_A = 25^{\circ}\text{C}$ , and  $V_{CC} = 5\text{V}$ . Note 4:  $C_L = 50 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$ ,  $T_A = 25^{\circ}\text{C}$ , and  $V_{CC} = 5\text{V}$ . Note 5: The symbol (1) indicates the rising edge of the clock pulse is used for reference. Note 6:  $T_A = 25^{\circ}\text{C}$  and  $V_{CC} = 5\text{V}$ .

Symbol	Parameter	Condition	Min	Typ (Note 7)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.5	V	
V <sub>OH</sub>	HIGH Level	$V_{CC} = Min, I_{OH} = Max$		2.7			V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.7	3.4		v
V <sub>OL</sub>	LOW Level	$V_{CC} = Min, I_{OL} = Max$	0.35		0.35	0.5	
Out	Output Voltage	$V_{IL} = Max, V_{IH} = Min$			0.55	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$			0.25	0.4	
Ιı	Input Current @ Max	V <sub>CC</sub> = Max	Data			0.1	1
	Input Voltage	$V_1 = 7V$	Clock			0.1	mA
			Preset			0.2	IIIA
			Clear			0.2	
IIH	HIGH Level	V <sub>CC</sub> = Max	Data			20	
	Input Current	$V_{1} = 2.7V$	Clock			20	
			Clear			40	μΑ
			Preset			40	
IIL	LOW Level	V <sub>CC</sub> = Max	Data		See.	-0.4	
	Input Current	$V_{I} = 0.4V$	Clock		p /10	-0.4	
			Preset	- 5-		-0.8	mA
			Clear	9		-0.8	1
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 8)	30 3	-20		-100	mA
Icc	Supply Current	V <sub>CC</sub> = Max (Note 9)			4	8	mA


DM74LS74A


Note 7: All typicals are at  $V_{CC}$  = 5V,  $T_A$  = 25°C.

Note 9: With all outputs OPEN,  $I_{CC} = 0$ ,  $I_A = 20$  c. Note 8: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where  $V_0 = 2.125V$  with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment. Note 9: With all outputs OPEN,  $I_{CC}$  is measured with CLOCK grounded after setting the Q and  $\overline{Q}$  outputs HIGH in turn.

### **Switching Characteristics** - 1 1 / - 5\/ and T.

Symbol	Parameter	From (Input) To (Output)					
			C <sub>L</sub> = 15 pF		$C_L = 50 \text{ pF}$		Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		25		20		MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q or $\overline{Q}$		25		35	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q or $\overline{Q}$		30		35	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Preset to Q		25		35	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Preset to Q		30		35	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clear to Q		25		35	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q		30		35	ns





# DM74LS74A

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

