# FAIRCHILD

SEMICONDUCTOR

# DM74ALS534 Octal D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs

### **General Description**

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74ALS534 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

## Ordering Code:

Order Number	Package Number	Package Description
DM74ALS534WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS534N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation DS006223


### **Features**

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range

April 1984

**Revised February 2000** 

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly



# Absolute Maximum Ratings(Note 1)


Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ <sub>JA</sub>	
N Package	57.0°C
M Package	76.0°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symb	bol Param	eter	Min	Nom	Max	L L	Jnits
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5		V
V <sub>IH</sub>	HIGH Level Input Volta	ge	2				V
V <sub>IL</sub>	LOW Level Input Volta	ge			0.8		V
I <sub>OH</sub>	HIGH Level Output Cu	rrent			-2.6		mA
OL	LOW Level Output Cur	rent		- 9A	24		mA
fclock	Clock Frequency		0		35		MHz
W	Width of Clock Pulse	HIGH	14	12			ns
vv		LOW	14				ns
รม	Data Setup Time (Note	2)	10	0			ns
H	Data Hold Time (Note 2		01				ns
π Γ <sub>Δ</sub>	Free Air Operating Ten				70		°C
	e (1) arrow indicates the positive edge of		0000		10		0
				М	in Typ		
over recon	nmended operating free air temperat	ure range. All typical valu	ues are measured a	at V <sub>CC</sub> = 5V, T <sub>A</sub> =	25°C.		
Symbol	Parameter	Co	onditions	М	in Typ	Max	Units
/ <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 m/$				-1.5	V
/ <sub>ОН</sub>	HIGH Level	$V_{CC} = 4.5V$	$I_{OH} = N$	lax 2.	4 3.2		V
	Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$		V <sub>CC</sub>	- 2		V
/ <sub>OL</sub>	LOW Level	$I_{OH} = -400 \ \mu A$ $V_{CC} = 4.5 V$	I <sub>OL</sub> = 12	2 m 4	0.25	0.4	V
OL	Output Voltage	V <sub>CC</sub> = 4.5 V	$I_{OL} = 12$ $I_{OL} = 24$		0.25	0.4	V
1	Input Current at Maximum	V <sub>CC</sub> = 5.5V, V <sub>IH</sub> = 7V	IOL - 2	+ 111/4	0.35	0.5	v
1	Input Voltage					0.1	mA
н	HIGH Level Input Current	V <sub>CC</sub> = 5.5V, V <sub>IH</sub> = 2.7V	,			20	μA
IL	LOW Level	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.4V		ers		-0.2	
	Input Current		CLK, O	C		-0.1	mA
0	Output Drive Current	V <sub>CC</sub> = 5.5V	V <sub>O</sub> = 2.	25V –3	30	-112	mA
OZH	OFF-State Output Current	$V_{CC} = 5.5V$	1			20	
	HIGH Level Voltage Applied	$V_0 = 2.7V$				20	μA
OZL	OFF-State Output Current	$V_{CC} = 5.5V$				-20	μA
	LOW Level Voltage Applied	$V_O = 0.4V$					μη
СС	Supply Current	$V_{CC} = 5.5V$	Outputs	s HIGH	11	19	mA
00	,						
00		Outputs OPEN	Outputs	s LOW	19	28	mA

	mended operating free air tempera					1	1
Symbol	Parameter	Conditions	From	То	Min	Max	Uni
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			35		MH
t <sub>PLH</sub>	Propagation Delay Time	$R_L = 500\Omega$	Clock	Any Q	3	12	ns
	LOW-to-HIGH Level Output	C <sub>L</sub> = 50 pF					
t <sub>PHL</sub>	Propagation Delay Time		Clock	Any Q	5	16	ns
	HIGH-to-LOW Level Output	_					<u> </u>
t <sub>PZH</sub>	Output Enable Time		Output	Any Q	5	17	ns
	to HIGH Level Output	_	Control				
t <sub>PZL</sub>	Output Enable Time to LOW Level Output		Output Control	Any Q	7	18	ns
		_					
t <sub>PHZ</sub>	Output Disable Time		Output	Any Q	2	10	ns
4	from HIGH Level Output	_	Control				
t <sub>PLZ</sub>	Output Disable Time		Output Control	Any Q	2	14	ns
	from LOW Level Output		Control				
		3	Control	cr			
			com	·CI			



DM74ALS534 Octal D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs

