

September 1986 Revised February 2000

# DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

#### **General Description**

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.

#### **Features**


- Advanced oxide-isolated ion-implanted Schottky TTL process
- Pin and functional compatible with LS family counterpart
- Typical clock frequency maximum is 80 MHz
- Switching performance guaranteed over full temperature and V<sub>CC</sub> supply range




		. 330
Ordering Code	Package Number	Package Description
DM74ALS174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS174N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74ALS175M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS175SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS175N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

### **Connection Diagrams**






# **Function Table**

Inputs			Outputs		
Clear	Clock	D	Q	Q (Note 1)	
L	Χ	Х	L	Н	
Н	$\uparrow$	Н	Н	L	
Н	$\uparrow$	L	L	Н	
Н	L	X	$Q_0$	$\overline{Q}_0$	

- H = HIGH Level (steady state)
  L = LOW Level (steady state)
  X = Don't Care
  ↑ = Transition from LOW-to-HIGH Level
- Q<sub>0</sub> = the level of Q before the indicated steady-state input conditions were established

Note 1: applies to DM74ALS175 only

# **Logic Diagrams**



## Absolute Maximum Ratings(Note 2)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0°C to  $+70^{\circ}$ C

Storage Temperature Range -65°C to +150°C

Typical  $\theta_{JA}$ 

N Package 77.9°C/W M Package 107.3°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>OH</sub>	HIGH Level Output Current	HIGH Level Output Current			-0.4	mA
I <sub>OL</sub>	LOW Level Output Current			. 4	8	mA
t <sub>W</sub>		lock IGH or LOW	10	基等	cn	ns
	C	lear LOW	10	-00		
t <sub>SETUP</sub>	Setup Time (Note 3)	ata Input	10↑	01.		
		lear active State	61			ns
t <sub>HOLD</sub>	Data Hold Time (Note 3)		0↑			ns
f <sub>CLOCK</sub>	Clock Frequency		0		50	MHz
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C

Note 3: The symbol ↑ indicates that the rising edge of the clock is used as reference.

## **Electrical Characteristics**


over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V, \ T_A = 25^{\circ}C.$ 


Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V$ , $I_{IN} = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level	$I_{OH} = -400 \mu A$		V <sub>CC</sub> - 2	V <sub>CC</sub> – 1.6		V
	Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$					V
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = 4.5V	J 0 A		0.35	0.5	V
	Output Voltage	$V_{CC} = 4.5V$ $I_{OL} = 8 \text{ mA}$					
I	Input Current at	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 7V	•			0.1	mA
	Max Input Voltage	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 7 V	$v_{iN} = rv$			0.1	IIIA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$				-0.1	mA
Io	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V	DM74ALS174		11	19	
	Clock = 4.5V Clear = GND	74	''	19	mA		
		Clear = GND	DM74ALS175			4.4	111/4
	D Input = GND		DIVITANLS 175	NVI PALO I / O	8	14	

# **Switching Characteristics**


	5pa.					
	hing Characteristics	nge	_ 4	1000		
Symbol	Parameter	Conditio	ons	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	$R_L = 500\Omega$	. 73	50		MHz
t <sub>PLH</sub>	Propagation Delay Time	$C_L = 50 \text{ pF}$	L .	1		
	LOW-to-HIGH Level	$V_{CC} = 4.5V \text{ to } 5.5V$	~0	5	18	ns
	Output From Clear (175 Only)					
t <sub>PHL</sub>	Propagation Delay Time		-			
	HIGH-to-LOW Level			8	23	ns
	Output From Clear					
t <sub>PLH</sub>	Propagation Delay Time					
	LOW-to-HIGH Level			3	15	ns
	Output From Clock					
t <sub>PHL</sub>	Propagation Delay Time	1				
	HIGH-to-LOW Level			5	17	ns
	Output From Clock					

# Physical Dimensions inches (millimeters) unless otherwise noted






16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com