Dual D Flip-Flop with Set and Reset

High-Performance Silicon-Gate CMOS

The MC74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and \overline{Q} outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 128 FETs or 32 Equivalent Gates
- Pb-Free Packages are Available



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS




PDIP-14 N SUFFIX CASE 646

<u>ላጹ ሉ ሉ ሉ ሉ ሉ</u> ሉ MC74HC74AN ○ AWLYYWWG - የየየየየየየ



SOIC-14 D SUFFIX CASE 751A






TSSOP-14 DT SUFFIX CASE 948G





SOEIAJ-14 F SUFFIX CASE 965



A = Assembly Location


L, WL = Wafer Lot
Y, YY = Year
W, WW = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.


PIN ASSIGNMENT



FUNCTION TABLE

Inputs				Out	puts
Set	Reset	Clock	Data	Ø	Q
L	Н	Х	Χ	Н	L
Н	L	X	Χ	L	Н
L	L	Χ	X	H*	H*
Н	Н		Н	Н	L
Н	Н	\mathcal{L}	L	L	н
Н	Н	L	X	No Change	
Н	Н	Н	Χ	No Ch	nange
Н	Н	~	Χ	No Cl	nange

LOGIC DIAGRAM



	H H H	H H H	H L	X X X	No Change No Change No Change		A A C
re unpre	dictable					w, but the output sly.	m.c
			Paramo	eter		Value	Unit
DC Su	pply Vo	Itage (F	Referen	ced to	GND)	-0.5 to + 7.0	V
DC Inp	out Volta	age (Re	ference	ed to G	ND)	- 0.5 to V _{CC} + 0.5	V
DC Ou	tput Vo	Itage (F	Referen	ced to	GND)	- 0.5 to V _{CC} + 0.5	V
DC Inp	out Curr	ent, pe	r Pin			±[2 0	mA
DC Ou	ıtput Cu	rrent, p	er Pin			±[2 5	mA
DC Su	pply Cu	ırrent, \	CC and	GND	Pins	±[\$0	mA
Power	Dissipa	ation in	Still Air		SOIC Package	† 500	mW
Storag	e Temp	erature	l			- 65 to + 150	°C
Lead T	•						°C
	M RAT DC Su DC Inp DC Ou DC Inp DC Ou DC Su Power	Puts will remain re unpredictable M RATINGS DC Supply Vo DC Input Volta DC Output Vo DC Input Curr DC Output Curr DC Supply Cu Power Dissipa Storage Temp Lead Tempera	H H H H H H H H H H H H H H H H H H H	H H H H H H H H H H H H H H H H H H H	H H H X H H X H H X X Puts will remain high as long as Set re unpredictable if Set and Reset go IM RATINGS Parameter DC Supply Voltage (Referenced to DC Input Voltage (Referenced to DC Output Voltage (Referenced to DC Input Current, per Pin DC Output Current, per Pin DC Supply Current, VCC and GND Power Dissipation in Still Air, Storage Temperature Lead Temperature, 1 mm from Cas	H H H X No Change (Referenced to GND) DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Input Current, per Pin DC Output Current, per Pin DC Supply Current, VCC and GND Pins Power Dissipation in Still Air, Plastic DIP SOIC Package TSSOP Package Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds	H H H X No Change Puts will remain high as long as Set and Reset are low, but the output re unpredictable if Set and Reset go high simultaneously. M RATINGS Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Current, per Pin DC Supply Current, VCC and GND Pins Power Dissipation in Still Air, Plastic DIP† SOIC Package† TSSOP Package† Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package) 260

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and Vout should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	– 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time V _{CC} = 2.0 V		1000	ns
	(Figures 1, 2, 3) V _{CC} = 3.0 V		600	
	V _{CC} = 4.5 \	/ 0	500	
	V _{CC} = 6.0 \	/ 0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	v _{cc} v	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V _{OH}	Minimum High-Level Output Voltage	$\begin{split} V_{in} &= V_{IH} \text{ or } V_{IL} \\ I_{out} &\leq 20 \mu\text{A} \end{split}$ $V_{in} &= V_{IH} \text{ or } V_{IL} \begin{aligned} I_{out} &\leq 2.4 \text{ mA} \\ I_{out} &\leq 4.0 \text{ mA} \\ I_{out} &\leq 5.2 \text{ mA} \end{aligned}$	2.0 4.5 6.0 3.0 4.5 6.0	1.9 4.4 5.9 2.48 3.98 5.48	1.9 4.4 5.9 2.34 3.84 5.34	1.9 4.4 5.9 2.2 3.7 5.2	V
V _{OL}	Maximum Low-Level Output Voltage	$\begin{split} V_{in} &= V_{IH} \text{ or } V_{IL} \\ I_{out} &\leq 20 \mu\text{A} \end{split}$ $\begin{split} V_{in} &= V_{IH} \text{ or } V_{IL} I_{out} \leq 2.4 \text{ mA} \\ I_{out} &\leq 4.0 \text{ mA} \\ I_{out} &\leq 5.2 \text{ mA} \end{split}$	2.0 4.5 6.0 3.0 4.5 6.0	0.1 0.1 0.1 0.26 0.26 0.26	0.1 0.1 0.1 0.33 0.33 0.33	0.1 0.1 0.1 0.4 0.4 0.4	V
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	±[0.1	±∏1.0	±[1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 µA	6.0	2.0	20	80	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

			Guaranteed Limit			
Symbol	Parameter	V _{CC} V	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 3.0 4.5 6.0	6.0 15 30 35	4.8 10 24 28	4.0 8.0 20 24	MHz
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Clock to Q or \overline{Q} (Figures 1 and 4)	2.0 3.0 4.5 6.0	100 75 20 17	125 90 25 21	150 120 30 26	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Set or Reset to Q or \overline{Q} (Figures 2 and 4)	2.0 3.0 4.5 6.0	105 80 21 18	130 95 26 22	160 130 32 27	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 3.0 4.5 6.0	75 30 15 13	95 40 19 16	110 55 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Flip-Flop)*	32	pF

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \, V_{CC}^2 f + I_{CC} \, V_{CC}$. For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

TIMING REQUIREMENTS (Input $t_r = t_f = 6.0 \text{ ns}$)

			Guaranteed Limit			
Symbol	Parameter	V _{CC} V	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 3.0 4.5 6.0	80 35 16 14	100 45 20 17	120 55 24 20	ns
t _h	Minimum Hold Time, Clock to Data (Figure 3)	2.0 3.0 4.5 6.0	3.0 3.0 3.0 3.0	3.0 3.0 3.0 3.0	3.0 3.0 3.0 3.0	ns
t _{rec}	Minimum Recovery Time, Set or Reset Inactive to Clock (Figure 2)	2.0 3.0 4.5 6.0	8.0 8.0 8.0 8.0	8.0 8.0 8.0 8.0	8.0 8.0 8.0 8.0	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 3.0 4.5 6.0	60 25 12 10	75 30 15 13	90 40 18 15	ns
t _w	Minimum Pulse Width, Set or Reset (Figure 2)	2.0 3.0 4.5 6.0	60 25 1 2 10	75 30 15 13	90 40 18 15	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figures 1, 2, 3)	2.0 3.0 4.5 6.0	1000 800 500 400	1000 800 500 400	1000 800 500 400	ns

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HC74AN	PDIP-14	
MC74HC74ANG	PDIP-14 (Pb-Free)	25 Units / Rail
MC74HC74AD	SOIC-14	
MC74HC74ADG	SOIC-14 (Pb-Free)	55 Units / Rail
MC74HC74ADR2	SOIC-14	
MC74HC74ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74HC74ADTR2	TSSOP-14*	
MC74HC74ADTR2G	TSSOP-14*	
MC74HC74AF	SOEIAJ-14	
MC74HC74AFG	SOEIAJ-14 (Pb-Free)	50 Units / Rail
MC74HC74AFEL	SOEIAJ-14	
MC74HC74AFELG	SOEIAJ-14 (Pb-Free)	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently Pb–Free.

SWITCHING WAVEFORMS






Figure 3.

Figure 4.







Figure 5. EXPANDED LOGIC DIAGRAM

PACKAGE DIMENSIONS

PDIP-14 CASE 646-06 ISSUE P








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	19.56	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54 BSC		
H	0.052	0.095	1.32	2.41	
d	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
₽,	0.290	0.310	7.37	7.87	
M		10 °		10 °	
N	0.015	0.039	0.38	1.01	

PACKAGE DIMENSIONS

SOIC-14 CASE 751A-03 **ISSUE H**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER

- I. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	ERS INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
ם	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0 °	7°	0 °	7°	
P	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

SOLDERING FOOTPRINT




DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G-01 **ISSUE B**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 - INTERLEAD FLASH OR PROTRUSION SHAL NOT EXCEED 0.25 (0.010) PER SIDE.


 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR DEEEDEDING DAILY.
 - REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE

PETE	TERMINED AT DATUM PLANE -W						
			INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	4.90	5.10	0.193	0.200			
В	4.30	4.50	0.169	0.177			
С		1.20		0.047			
D	0.05	0.15	0.002	0.006			
F	0.50	0.75	0.020	0.030			
G	0.65	BSC	0.026 BSC				
Н	0.50	0.60	0.020	0.024			
J	0.09	0.20	0.004	0.008			
J1	0.09	0.16	0.004	0.006			
K	0.19	0.30	0.007	0.012			
K1	0.19	0.25	0.007	0.010			
L	6.40	BSC	0.252 BSC				
М	0 °	8 °	0°	8 °			


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOEIAJ-14 CASE 965-01 ISSUE A



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- (0.006) PER SIDE.

 . TERMINIAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 . THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.10	0.20	0.004	0.008
D	9.90	10.50	0.390	0.413
Е	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	BSC
HE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10°
Q_1	0.70	0.90	0.028	0.035
Z		1.42		0.056

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative