FAIRCHILD

SEMICONDUCTOR

## MM74HCT74 Dual D-Type Flip-Flop with Preset and Clear

### **General Description**

The MM74HCT74 utilizes advanced silicon-gate CMOS technology to achieve operation speeds similar to the equivalent LS-TTL part. It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

This flip-flop has independent data, preset, clear, and clock inputs and Q and  $\overline{Q}$  outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.

The 74HCT logic family is functionally and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

## Ordering Code:

#### Package Order Number **Package Description** Number MM74HCT74M 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow M14A MM74HCT74SJ M14D Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MTC14 M74HCT74MTC 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide MM74HCT74N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide MM74HCT74N\_NL Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide N14A

Features

■ Typical propagation delay: 20 ns

■ Low input current: 1 µA maximum

·Com.cn

■ Fanout of 10 LS-TTL loads


Meta-stable hardened

■ Low quiescent current: 40 µA maximum (74HCT Series)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code Pb-Free package per JEDEC J-STD-020B. February 1984 Revised January 2005

© 2005 Fairchild Semiconductor Corporation DS005360





## Absolute Maximum Ratings(Note 2) (Note 3)

(	
Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (VIN)	–1.5 to $V_{CC}\text{+}1.5\text{V}$
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to $V_{CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 4)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
(t <sub>r</sub> , t <sub>f</sub> )		500	ns
<b>Note 2:</b> Absolute Maximum Ratings are those age to the device may occur.	values bey	ond which	h dam-
Note 3: Unless otherwise specified all voltages	are referer	nced to gro	ound.
Note 4: Power Dissipation temperature deration 12 mW/°C from 65°C to 85°C.	ıg — plasti	c "N" pack	kage: –

## **DC Electrical Characteristics**


	_		T <sub>A</sub> =	25°C	$T_A = -40^\circ$ to $85^\circ$ C	$T_A = -55$ to $125^{\circ}C$	
Symbol	Parameter	Conditions	Тур	3	Guaranteed Li	mits	Units
V <sub>IH</sub>	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage		36	2			
V <sub>IL</sub>	Maximum LOW Level		1.1	0.8	0.8	0.8	V
	Input Voltage			0.4			
V <sub>ОН</sub>	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Output Voltage	I <sub>OUT</sub>   = 20 μA	V <sub>CC</sub>	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	V
V <sub>OL</sub>	Maximum LOW Level	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					
	Voltage	$ I_{OUT}  = 20 \ \mu A$	0	0.1	0.1	0.1	V
		$ I_{OUT}  = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		I <sub>OUT</sub>   = 4.8 mA, V <sub>CC</sub> = 5.5V	0.2	0.26	0.33	0.4	V
IN	Maximum Input	V <sub>IN</sub> = V <sub>CC</sub> or GND,		±0.0.5	±0.5	±1.0	μA
	Current	V <sub>IH</sub> or V <sub>IL</sub>					
сс	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND					
	Supply Current	$I_{OUT} = 0 \ \mu A$		2.0	20	80	μA
		V <sub>IN</sub> = 2.4V or 0.5V (Note 5)		0.3	0.4	0.5	mA

Note 5: This is measured per pin. All other inputs are held at  $\mathrm{V}_{\mathrm{CC}}$  Ground.


74
БH
174
Σ


Symbo	, $T_A = 25^{\circ}C$ , $C_L = 15 \text{ pF}$ , $t_r = t_f = 6 \text{ ns}$ ol Parameter	Condition	IS	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating			50	30	MHz
	Frequency from Clock					
	to Q or Q					
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation			18	30	ns
	Delay Clock to Q or Q					
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation			18	30	ns
	Delay from Preset or					
	Clear to Q or $\overline{Q}$					
t <sub>REM</sub>	Minimum Removal Time,				20	ns
	Preset or Clear to Clock					
t <sub>S</sub>	Minimum Setup Time				20	ns
	Data to Clock					
t <sub>H</sub>	Minimum Hold Time			-3	0	ns
	Clock to Data					
t <sub>W</sub>	Minimum Pulse Width			8	16	ns
	Clock, Preset or Clear		3 12 30	18. 1"		
Symbol	Parameter	Conditions		Γ <sub>A</sub> = 25°C	$T_A = -40^\circ$ to +8	5°C Unit
•		Conditions	Ту	o Gu	aranteed Limits	Unit
•	Maximum Operating	Conditions				Unit
f <sub>MAX</sub>	Maximum Operating Frequency	Conditions	Ту	27 Gu	aranteed Limits 21	Unit
f <sub>MAX</sub>	Maximum Operating Frequency Maximum Propagation	Conditions		27 Gu	aranteed Limits	Unit
f <sub>MAX</sub>	Maximum Operating Frequency Maximum Propagation Delay from Clock to	Conditions	Ту	27 Gu	aranteed Limits 21	Unit
f <sub>MAX</sub>	Maximum Operating Frequency Maximum Propagation Delay from Clock to Q or Q	Conditions	21	27 27 35	21 44	Unit
f <sub>MAX</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation	Conditions	Ту	27 27 35	aranteed Limits 21	Unit
f <sub>MAX</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Propagation     Delay from Preset or	Conditions	21	27 27 35	21 44	Unit
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Propagation     Delay from Preset or     Clear to Q or Q	Conditions	21	Gu       27       35       35	21 44 44 44	Unit
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time	Conditions	21	27 27 35	21 44	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock	Conditions	21	Gi     27       35     35       35     20	21 21 44 44 44 25	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time	Conditions	21	Gu       27       35       35	21 44 44 44	Unit
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub> t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock	Conditions	21	Gt     27       35     35       20     20	21 21 44 44 44 25	Unit
f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub> t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time	Conditions	21 21	Gt     27       27     35       35     20       20     20	aranteed Limits       21       44       44       44       25	MH: MH: ns ns ns
iphl, iplh iphl, iplh iphl, iplh irem irem	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock	Conditions	21 21	Gt     27       27     35       35     20       20     20	aranteed Limits       21       44       44       44       25	MH: MH: ns ns ns
iphl, iplh iphl, iplh iphl, iplh irem irem	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time     Clock to Data	Conditions	21 21	Gt     27       27     35       35     20       20     0	aranteed Limits       21       44       44       25       25       0	MH: MH: ns ns ns ns
MAX iphl, tplh iphl, tplh irem is s	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time     Clock to Data     Minimum Pulse Width	Conditions	21 21	Gt     27       27     35       35     20       20     0	aranteed Limits       21       44       44       25       25       0	MH: MH: ns ns ns ns
MAX iphl, tplh iphl, tplh irem is s	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time     Clock to Data     Minimum Pulse Width     Clock, Preset or Clear	Conditions	21 21	Gu       27       35       35       20       20       16	aranteed Limits       21       44       44       44       25       25       0       20	Unit MH; ns ns ns ns
Imax Iphl, Iplh Iphl, Iplh Iphl, Iplh Imm Imm Imm Imm Imm Imm Imm Imm Imm Im	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time     Clock to Data     Minimum Pulse Width     Clock, Preset or Clear     Maximum Clock Input	Conditions	21 21	Gu       27       35       35       20       20       16	aranteed Limits       21       44       44       44       25       25       0       20	Unit MH; ns ns ns ns
Imax Iphl, Iplh Iphl, Iplh Iphl, Iplh Imm Imm Imm Imm Imm Imm Imm Imm Imm Im	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time     Clock to Data     Minimum Pulse Width     Clock, Preset or Clear     Maximum Clock Input     Rise and Fall Time	Conditions	21 21	Gu       27       35       35       20       20       16       500	aranteed Limits       21       44       44       44       25       25       25       25       25       25       25       25       25       25       25       25       20       500	Onit MH: MH: Ns
імах ірнь, tршн ірнь, tршн ійнь, tршн ійкем ій ій ій ій ій ій ій ійн ійнь, tршн	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time     Clock to Data     Minimum Pulse Width     Clock, Preset or Clear     Maximum Clock Input     Rise and Fall Time     Maximum Output	Conditions	21 21	Gu       27       35       35       20       20       16       500       15	aranteed Limits       21       44       44       44       25       25       25       25       25       25       25       25       25       25       25       25       20       500	Onit MH: MH: Ns
fmax tphL, tpLH tphL, tpLH tphL, tpLH trem ts ts tw tw tr, tr	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time     Clock to Data     Minimum Pulse Width     Clock, Preset or Clear     Maximum Clock Input     Rise and Fall Time     Maximum Output     Rise and Fall Time		21 21 21 -3 9	Gu       27       35       35       20       20       16       500       15	aranteed Limits       21       44       44       44       25       25       25       25       25       25       25       25       25       25       25       25       20       500	Onit MH; MH; Ns
Symbol fMAX tPHL, tPLH tPHL, tPLH tPHL, tPLH tPHL, tPLH tREM tREM tREM trH trH trH CPD C <sub>IN</sub>	Maximum Operating     Frequency     Maximum Propagation     Delay from Clock to     Q or Q     Maximum Propagation     Delay from Preset or     Clear to Q or Q     Minimum Removal Time     Preset or Clear to Clock     Minimum Setup Time     Data to Clock     Minimum Hold Time     Clock to Data     Minimum Pulse Width     Clock, Preset or Clear     Maximum Clock Input     Rise and Fall Time     Maximum Output     Rise and Fall Time     Power Dissipation		21 21 21 -3 9	Gu       27       35       35       20       20       16       500       15	aranteed Limits       21       44       44       44       25       25       25       25       25       25       25       25       25       25       25       25       20       500	Onition O

Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .



MM74HCT74





MM74HCT74 Dual D-Type Flip-Flop with Preset and Clear

