

ML145406 Driver/Receiver EIA 232–E and CCITT V.28 (Formerly RS–232–D)

Legacy Device: Motorola MC145406

The ML145406 is a silicon–gate CMOS IC that combines three drivers and three receivers to fulfill the electrical specifications of standards EIA 232–E and CCITT V.28. The drivers feature true TTL input compatibility, slew–rate–limited output, 300– Ω power–off source impedance, and output typically switching to within 25% of the supply rails. The receivers can handle up to ±25 V while presenting 3 to 7 k Ω impedance. Hysteresis in the receivers aids reception of noisy signals. By combining both drivers and receivers in a single CMOS chip, the ML145406 provides efficient, low–power solutions for EIA 232–E and V.28 applications.

This device offers the following performance features:


• Operating Temperature Range = $T_A - 40^\circ$ to $+85^\circ$ C


Drivers

- $\pm 5 \text{ V}$ to $\pm 12 \text{ V}$ Supply Range
- 300– Ω Power–Off Source Impedance
- Output Current Limiting
- TTL Compatible
- Maximum Slew Rate = $30 \text{ V/}\mu\text{s}$

Receivers


- ± 25 V Input Voltage Range When V_{DD} = 12 V, V_{SS} = -12 V
- 3 to 7 k Ω Input Impedance
- Hysteresis on Input Switchpoint







Note: Lansdale lead free (**Pb**) product, as it becomes available, will be identified by a part number prefix change from **ML** to **MLE**.



*Protection circuit

MAXIMUM RATINGS (Voltage polarities referenced to GND)								
Rating	Symbol	Value	Unit					
DC Supply Voltages (V _{DD} \ge V _{CC})	V _{DD} V _{SS} V _{CC}	- 0.5 to + 13.5 + 0.5 to - 13.5 - 0.5 to + 6.0	V					
Input Voltage Range Rx1–3 Inputs DI1–3 Inputs	VIR	(V _{SS} – 15) to (V _{DD} + 15) – 0.5 to (V _{CC} + 0.5)	V					
DC Current Per Pin		± 100	mA					
Power Dissipation	PD	1.0	W					
Operating Temperature Range	ТА	– 40 to + 85	°C					
Storage Temperature Rate	T _{stg}	– 85 to + 150	°C					

This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that the voltages at the DI and DO pins be constrained to the range $GND \le V_{DI} \le V_{CC}$ and $GND \le V_{DO} \le V_{CC}$. Also, the voltage at the Rx pin should be constrained to $(V_{SS} - 15 V) \le V_{RX1-3} \le (V_{DD} + 15 V)$, and Tx should be constrained to $V_{SS} \le V_{TX1-3} \le V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., GND or V_{CC} for DI and Ground for Rx.)

Parameter		Min	Тур	Max	Unit
DC Supply Voltage					V
V _{DD}	V _{DD}	4.5	5 to 12	13.2	
V _{SS}	V _{SS} VCC	-4.5	– 5 to – 12	– 13.2	
$V_{CC} (V_{DD} \ge V_{CC})$	Vcc	4.5	5.0	5.5	
Quiescent Supply Current (Outputs unloaded, inputs low)	2. 19	C			μA
V _{DD} = + 12 V	1 IDD	_	140	400	
$V_{SS} = -12 V$ (2)	ISS	_	340	600	
V _{CC} = + 5 V	lss Icc	—	300	450	

RECEIVER ELECTRICAL SPECIFICATIONS

(Voltage polarities referenced to GND = 0 V, V_{DD} = + 5 to + 12 V, V_{SS} = - 5 to - 12 V, $V_{DD} \ge V_{CC}$, T_A = -40 to + 85°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Input Turn–on Threshold $Rx1–Rx3$ VDO1–DO3 = VOL, VCC = 5.0 V ± 5%	V _{on}	1.35	1.80	2.35	V
Input Turn–off Threshold Rx1–Rx3 $V_{DO1-DO3} = V_{OH}, V_{CC} = 5.0 V \pm 5\%$	V _{off}	0.75	1.00	1.25	V
Input Threshold Hysteresis Rx1–Rx3 $V_{CC} = 5.0 V \pm 5\%$	V _{on} –V _{off}	0.6	0.8	-	V
Input Resistance Rx1–Rx3 $(V_{SS} - 15 V) \le V_{Rx1-Rx3} \le (V_{DD} + 15 V)$	R _{in}	3.0	5.4	7.0	kΩ
High–Level Output Voltage $(V_{Rx1-Rx3} = -3 \text{ V to } (V_{SS} - 15 \text{ V}))^*$ DO1–DO3 $I_{OH} = -20 \ \mu\text{A}, \ V_{CC} = +5.0 \ \text{V}$ $I_{OH} = -1 \ \text{mA}, \ V_{CC} = +5.0 \ \text{V}$	Voh	4.9 3.8	4.9 4.3		V
Low-Level Output Voltage $(V_{RX1-RX3} = + 3 \text{ V to } (V_{DD} + 15 \text{ V}))^* \text{ DO1-DO3}$ $I_{OL} = + 20 \mu\text{A}, V_{CC} = + 5.0 \text{ V}$ $I_{OL} = + 2 m\text{A}, V_{CC} = + 5.0 \text{ V}$ $I_{OL} = + 4 m\text{A}, V_{CC} = + 5.0 \text{ V}$	Vol		0.01 0.02 0.5	0.1 0.5 0.7	V

* This is the range of input voltages as specified by EIA 232-E to cause a receiver to be in the high or low logic state.

Characteristic	Symbol	Min	Тур	Max	Unit
Digital Input Voltage DI1–DI3 Logic 0 Logic 1	V _{IL} VIH	 2.0		0.8	V
Input Current DI1–DI3 VDI1–DI3 = VCC	lin	—	—	±1.0	μΑ
$ \begin{array}{l} \text{Output High Voltage (V_{DI1-3} = Logic 0, R_L = 3.0 k\Omega)} & \text{Tx1-Tx3} \\ \text{V}_{\text{DD}} = + 5.0 \text{ V}, \text{V}_{\text{SS}} = - 5.0 \text{ V} \\ \text{V}_{\text{DD}} = + 6.0 \text{ V}, \text{V}_{\text{SS}} = - 6.0 \\ \text{V}_{\text{DD}} = + 12.0 \text{ V}, \text{V}_{\text{SS}} = - 12.0 \text{ V} \end{array} $	∨он	3.5 4.3 9.2	3.9 4.7 9.5	 	V
$ \begin{array}{l} \mbox{Output Low Voltage}^{\star} (V_{D11-3} = \mbox{Logic 1, R}_L = 3.0 \ \mbox{k}\Omega) & \mbox{Tx1-Tx3} \\ V_{DD} = + \ 5.0 \ \mbox{V}, \ \mbox{V}_{SS} = - \ 5.0 \ \mbox{V} \\ V_{DD} = + \ 6.0 \ \mbox{V}, \ \mbox{V}_{SS} = - \ 6.0 \ \mbox{V} \\ V_{DD} = + \ 12.0 \ \mbox{V}, \ \mbox{V}_{SS} = - \ 12.0 \ \mbox{V} \end{array} $	VOL	- 4.0 -4.5 -10.0	-4.3 -5.2 - 10.3		V
Off Source Resistance (Figure 1)Tx1–Tx3 $V_{DD} = V_{SS} = GND = 0 V, V_{Tx1-Tx3} = \pm 2.0 V$ Tx1–Tx3		300	—	_	Ω
$\begin{array}{llllllllllllllllllllllllllllllllllll$	ISC	4	±22 ±60	±60 ±100	mA
* The voltage specifications are in terms of absolute values.	4.3	5 15			

ELECTRICAL SPECIFICATIONS (Voltage polarities referenced to GND = 0 V, V_{CC} = + 5 V ± 5%, T_A = -40 to + 85°C)

* The voltage specifications are in terms of absolute values. ** Specification is for one Tx output pin to be shorted at a time. Should all three driver outputs be shorted simultaneously, device power dissipation limits will be exceeded.

*** This condition could exceed package limitations.

SWITCHING CHARACTERISTICS (V_{CC} = + 5 V ± 5%, T_A = -40 to + 85°C Drivers Г Symbol Min Characteristic

C	haracteristic	2		Symbol	Min	Тур	Мах	Unit
Propagation Delay Time			Tx1–Tx3					ns
Low-to-High	R	= 3 k(2, CL = 50 pF	^t PLH		300	500	
		0 113	2, OL 00 PI	PLN			000	
High-to-Low				^t PHL				
	RL	= 3 k	Ω CL = 50 pF		—	300	500	
Output Slew Rate	Tx1–Tx3			SR				V/μs
Minimum Load								
R _L = 7 kΩ, C _L = 0 pF, V _{DD} = + 6 to + 12 V, V _{SS} = -6 to -12 V				—	±9	± 30		
Maximum Load							1	
RL = 3 kΩ, CL = 2500 pF								
V _{DD} = + 12 V, V _{SS} = – 12 V				4	—	-		
V _{DD} = + 5 V, V _{SS} = - 5 V				—	—	—		

Receivers (CL = 50 pF)

Characteristic		Symbol	Min	Тур	Max	Unit
Propagation Delay Time	DO1–DO3					ns
Low-to-High		^t PLH	—	150	425	
High–to–Low		^t PHL	_	150	425	
Output Rise Time	DO1–DO3	tr	_	250	400	ns
Output Fall Time	DO1–DO3	t _f	_	40	100	ns




Figure 1. Power–Off Source Resistance (Drivers)




Figure 2. Switching Characteristics






Figure 3. Slew–Rate Characterization

LANSDALE Semiconductor, Inc.

PIN DESCRIPTIONS

VDD Positive Power Supply (Pin 1)

The most positive power supply pin, which is typically + 5 to +12 V.

VSS

Negative Power Supply (Pin 8)

The most negative power supply pin, which is typically -5 to -12 V.

VCC

Digital Power Supply (Pin 16)

The digital supply pin, which is connected to the logic power supply (maximum +5.5 V). V_{CC} **must** be less than or equal to V_{DD}.

GND

Ground (Pin 9)

Ground return pin is typically connected to the signal groun pin of the EIA 232–E connector (Pin 7) as well as to the logic power supply ground.

Rx1, Rx2, Rx3

Receive Data Input (Pins 2, 4, 6)

These are the EIA 232–E receive signal inputs whose voltages can range from (V_{DD} + 15 V) to (V_{SS} – 15 V). A voltage between +3 and (V_{DD} + 15 V) is decoded as a space and causes the corresponding DO pin to swing to ground (0V); a voltage between – 3 and (VDD – 15 V) is decoded as a mark and causes the DO pin to swing up to V_{CC} . The actual turn–o input switch point is typically biased at 1.8 V above ground, and includes 800mV of hysteresis for noise rejection. The nominal input impedance is 5 k Ω . An open or grounded input pin is interpreted as a mark, forcing the DO pin to V_{CC} .

DO1, DO2, DO3 Data Output (Pins 11, 13, 15)

These are the receiver digital output pins, which swing from V_{CC} to GND. A space on the Rx pin causes DO to produce a logic 0; a mark produces a logic 1. Each output pin is capable of driving one LSTTL input load.

DI1, DI2, DI3 Data Input (Pins 10, 12,14)

These are the high–impedance digital input pins to the drivers. TTL compatibility is accomplished by biasing the input switchpoint at 1.4 V above GND. However, 5V CMOS compa ibility is maintained as well. Input voltage levels on these pins must be between V_{CC} and GND.

Tx1, Tx2, Tx3 Transmit Data Output(Pins 3, 5, 7)

These are the EIA 232–E transmit signal output pins, which swing toward V_{DD} and V_{SS}. A logic 1 at a DI input causes th corresponding Tx output to swing toward V_{SS}. A logic 0 caus es the output to swing toward V_{DD} (the output voltages will b slightly less than V_{DD} or V_{SS} depending upon the output load). Output slew rates are limited to a maximum of 30 V per μ s. When the ML145406 is off (V_{DD} = V_{SS} = V_{CC}= GND), the minimum output impedance is 300 Ω .

The ML145406 has been designed to meet the electricalspecifications of standards EIA 232–E and CCITT V.28. EIA 232–E defines the electrical and physical interface between Data Communication Equipment (DCE) and DataTerminal Equipment (DTE). A DCE is connected to a DTE using a cable that typically carries up to 25 leads. These leads, referred to as interchange circuits, allow the transfer of timing, data, control, and test signals. Electrically this transfer requires level shifting between the TTL/CMOS logic levels of the computer or modem and the high voltage levels of EIA 232–E, which can range from ± 3 to ± 25 V. The ML145406 provides the necessary level shifting as well as meeting other aspects of the EIA 232–E specification.

DRIVERS

As defined by the specification, an EIA 232–E driver presents a voltage of between ± 5 to ± 15 V into a load of between 3 to 7 k Ω . A logic 1 at the driver input results in a voltage of between -5 to -15 V. A logic 0 results in a voltage between + 5 to +15V. When operating VDD and VSS at ± 7 to ± 12 V, the ML145406 meets this requirement. When operating at ± 5 V, the ML145406 drivers produce less than ± 5 V at the output (when terminated), which does not meet EIA 232–E specification. However, the output voltages when using a ± 5 V power supply are high enough (around ± 4 V) to permit proper reception by an EIA 232–E receiver, and can be used in applications where strict compliance to EIA 232–E is not required.

Another requirement of the ML145406 drivers is that they withstand a short to another driver in the EIA 232–E cable. The worst–case condition that is permitted by EIA 232–E is a $\pm 15V$ source that is current limited to 500 mA. The ML145406 drivers can withstand this condition momentarily. In most short circuit conditions the source driver will have a series 300 Ω output impedance needed to satisfy the EIA 232–E driver requirements. This will reduce the short circuit current to under 40 mA which is an acceptable level for the ML145406 to withstand.

Unlike some other drivers, the ML145406 drivers feature an internally–limited output slew–rate that does not exceed 30 V per μ s.

RECEIVERS

The job of an EIA 232–E receiver is to level–shift voltages in the range of – 25 to + 25 V down to TTL/CMOS logic levels (0 to + 5 V). A voltage of between – 3 and – 25 V on Rx1 is defined as a mark and produces a logic 1 at DO1. A voltage between + 3 and + 25 V is a space and produces a logic zero. While receiving these signals, the Rx inputs must present a resistance between 3 and 7 k Ω . Nominally, the input resistance of the Rx1–Rx3 inputs is 5.4 k Ω .

The input threshold of the Rx1–Rx3 inputs is typically biased at 1.8 V above ground (GND) with typically 800 mV of hysteresis included to improve noise immunity. The 1.8 V bias forces the appropriate DO pin to a logic 1 when its Rx input is open or grounded as called for in the EIA 232–E specification Notice that TTL logic levels can be applied to the Rx inputs in lieu of normal EIA 232–E signal levels. This might be helpful in situations where access to the modem or computer through the EIA 232–E connector is necessary with TTL devices. However, it is important not to connect the EIA 232–E output (Tx1–Tx3) to TTL inputs since TTL operates off + 5 V only, and may be damaged by the high output voltage of the ML145406.

The DO outputs are to be connected to a TTL or CMOS input (such as an input to a modem chip). These outputs will swing from V_{CC} to ground, allowing the designer to operate the DO and DI pins from digital power supply. The Tx and Rx sections are independently powered by V_{DD} and V_{SS} so that one may run logic at + 5 V and the EIA 232–E signals at \pm 12

POWER SUPPLY CONSIDERATIONS

Figure 4 shows a technique to guard against excessive devic current.


The diode D1 prevents excessive current from flowing through an internal diode from the V_{CC} pin to the V_{DD} pin when V_{DD} < V_{CC} by approximately 0.6 V. This high current condition can exist for a short period of time during powerup/down. Additionally, if the + 12 V supply is switched off while the + 5 V is on and the off supply is a low impedance to ground, the diode D1 will prevent current flow through the internal diode.


The diode D2 is used as a voltage clamp, to prevent VSS from drifting positive to V_{CC}, in the event that power is removed from V_{SS} (Pin 12). If V_{SS} power is removed, and the impedance from the V_{SS} pin to ground is greater than approx mately 3 k Ω , this pin will be pulled to V_{CC} by internal circuit ry causing excessive current in the V_{CC} pin.

If by design, neither of the above conditions are allowed to exist, then the diodes D1 and D2 are not required.

ESD PROTECTION

ESD protection on IC devices that have their pins accessible to the outside world is essential. High static voltages applied t the pins when someone touches them either directly or indirectly can cause damage to gate oxides and transistor junction by coupling a portion of the energy from the I/O pin to the power supply buses of the IC. This coupling will usually occu through the internal ESD protection diodes. The key to protec ing the IC is to shunt as much of the energy to ground as possible before it enters the IC. Figure 4 shows a technique which will clamp the ESD voltage at approximately ± 15 V using the MMVZ15VDLT1. Any residual voltage which appears on the supply pins is shunted to ground through the capacitors C1–C3. This scheme has provided protection to the interface part up to ± 10 kV, using the human body model test.










Figure 6. Line–Powered Voice/Data Telephone with Electrically Isolated EIA 232–E Interface





OUTLINE DIMENSIONS

P DIP 16 = EP (ML145406EP) CASE 648–08



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.