

OVERVIEW


The SM6802A is an analog-input, class-D stereo amplifier. Class-D operation provides high efficiency and low power consumption. The device also incorporates an original real-time operation dynamic range compression function that effectively suppresses the distortion in the saturation level region output by soft-clipping, boosting the average sound pressure from the speaker during playback. It also incorporates an input equalizer pin for output speaker frequency characteristics adjustment. These features make the device ideal for use in mobile telephones and speaker applications requiring miniaturization and high-efficiency. The output stage has a BTL output configuration where the output waveform inverts only the modulation components, enabling direct drive connection, without using an LC filter, to a dynamic speaker. The device is available in miniature 20-pin QFN packages, and requires only a peripheral chip capacitor to form a miniature amplifier circuit.

FEATURES

- Operating supply voltage: 2.7 to 5.5V
- Low current consumption: 6mA
(VDD1 = VDD2 = VDD3 = 3.6V)
- Output power: 0.7W + 0.7W
(VDD1 = VDD2 = VDD3 = 3.6V, 8Ω load)
- Output fundamental frequency: 125kHz
- Gain
 - 6dB (Normal)
 - 15dB to 6dB automatic adjustment in response to the input level
(Dynamic range compression mode)
- Silicon-gate CMOS process
- Package: 20-pin QFN

PINOUT

(Top view)



APPLICATIONS


- Cellular phone
- PDA
- Digital still camera

ORDERING INFORMATION


Device	Package
SM6802AB	20-pin QFN

PACKAGE DIMENSIONS

(Unit: mm)



BLOCK DIAGRAM



PIN DESCRIPTION

Number	Name ^{*1}	I/O ^{*2}	Function
1	LEQP	I	Lch equalizer network connection
2	LIN	I	Lch signal input
3	VDD1	-	Supply (input system)
4	RIN	I	Rch signal input
5	REQP	I	Rch equalizer network connection
6	REQN	I	Rch equalizer network connection
7	VSS1	-	Ground (input system)
8	PDWN	I	Power-down control (active LOW)
9	DRCN	I	Dynamic range compression mode setting (HIGH: normal operation, LOW: compression mode)
10	ROUTN	O	Rch speaker minus (-) output
11	VDD2	-	Supply (output stage)
12	ROUTP	O	Rch speaker plus (+) output
13	VSS2	-	Ground (output stage)
14	LOUTP	O	Lch speaker plus (+) output
15	VDD3	-	Supply (output stage)
16	LOUTN	O	Lch speaker minus (-) output
17	MUTEN	I	Mute control (active LOW)
18	TESTN	Ip	Test pin (HIGH: normal operation, LOW: test mode)
19	VREF1	-	Reference voltage 1 (bias voltage)
20	LEQN	O	Lch equalizer network connection

*1. $V_{DD3} = VDD1$, $V_{DDP} = VDD2 = VDD3$, $V_{SS} = VSS1 = VSS2$

*2. Ip = input pin with built-in pull-up resistor

SPECIFICATIONS


Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	V_{DDS}	-0.3 to 4.6	V
	V_{DDP}	-0.3 to 7.0	V
	V_{SS}	0	V
Input voltage range	V_{IN}	$V_{\text{SS}} - 0.3$ to $V_{\text{DDS}} + 0.3$	V
Storage temperature range	T_{STG}	-55 to 125	°C
Output current	I_{O}	600	mA
Power dissipation	P_{D}	$1500 (T_{\text{a}} = 25^{\circ}\text{C})^{*1}$	mW

*1. When mounted on a 3.5cm × 3.5cm board, the power dissipation is related to the operating temperature by the following equation.

- Maximum junction temperature: $T_{\text{MAX}} = 125^{\circ}\text{C}$
- Operating ambient temperature: $T_{\text{a}} = [^{\circ}\text{C}]$
- Thermal resistance: $\theta_{\text{J}} = 66.6^{\circ}\text{C}/\text{W}$

$$P_{\text{D}} = \frac{(T_{\text{MAX}} - T_{\text{a}})}{\theta_{\text{J}}}$$



Recommended Operating Conditions

$V_{\text{SS}} = V_{\text{SS1}} = V_{\text{SS2}} = V_{\text{SS3}} = 0\text{V}$, $V_{\text{DDS}} = V_{\text{DD1}}$, $V_{\text{DDP}} = V_{\text{DD2}}$, V_{DD3} unless otherwise noted.

Parameter	Symbol	Rating	Unit
Supply voltage 1	V_{DDS}	2.7 to 3.6	V
Supply voltage 2	V_{DDP}	2.7 to 5.5	V
Operating ambient temperature	T_{a}	-40 to 85	°C

Note. $V_{\text{DDP}} \geq V_{\text{DDS}}$

Electrical Characteristics

DC Characteristics

VSS1 = VSS2 = 0V, VDD1 = 2.7 to 3.6V, VDD2 = VDD3 = 2.7 to 5.5V, Ta = -40 to 85°C unless otherwise noted.

Parameter	Pin	Symbol	Conditions	Rating			Unit	
				min	typ	max		
Current consumption	VDD1	I _{DD1A}	(Note 1)	-	5.0	7.0	mA	
		I _{DD1S}	(Note 2)	-	0.1	0.5	μA	
	VDD2	I _{DDAA}	(Note 1)	VDD2 = VDD3 = 3.6V	-	0.6	2.0	mA
				VDD2 = VDD3 = 5V	-	2.0	7.0	mA
		I _{DDAS}	(Note 2)	VDD2 = VDD3 = 3.6V	-	0.1	0.3	μA
				VDD2 = VDD3 = 5V	-	0.1	0.3	μA
Input voltage 1	TESTN, DRCN	V _{IH1}	HIGH level	0.7V _{DD1}	-	-	V	
		V _{IL1}	LOW level	-	-	0.3V _{DD1}	V	
Input voltage 2	MUTEN, PDWN	V _{IH2}	HIGH level	1.6	-	-	V	
		V _{IL2}	LOW level	-	-	0.4	V	
Input current	TESTN, DRCN, MUTEN, PDWN	I _{IL1}	V _{IN} = V _{SS}	-	25	90	μA	
Input leakage current	TESTN, DRCN, MUTEN, PDWN	I _{LH1}	V _{IN} = V _{DD1}	-	-	1.0	μA	

Note 1. MUTEN = HIGH, PDWN = HIGH, input and VREF1 connected by 600Ω, DRCN = HIGH, no-load output

Note 2. MUTEN = LOW, PDWN = LOW, input and VREF1 connected by 600Ω, DRCN = HIGH, no-load output

AC Analog Characteristics

VDD1 = VDD2 = VDD3 = 3.6V, VSS1 = VSS2 = 0V, 0.708Vrms analog input amplitude, 1kHz input signal frequency, Ta = 25°C, "Measurement Block Diagram", "Measurement Conditions", "Measurement Circuit", DRCN = PDWN = MUTEN = HIGH, unless otherwise noted.

Analog Input Characteristics (LIN, RIN)

Parameter	Symbol	Conditions	Rating			Unit
			min	typ	max	
Reference input amplitude 1	V _{AI1}	P _O = 0.25W	–	0.708	–	Vrms
Reference input amplitude 2	V _{AI2}	P _O = 0.05W	–	0.142	–	Vrms
Input resistance	R _{IN}		42	60	78	kΩ
Input clipping voltage	V _{CLP}	P _O = 0.5W	0.7	1	1.3	Vrms

Analog Output Characteristics (LOUTP, LOUTN, ROUTP, ROUTN)

Parameter	Symbol	Conditions	Rating			Unit
			min	typ	max	
Voltage gain 1	A ₁	DRCN = HIGH, input amplitude = 0.1Vrms	4.0	6.0	8.0	dB
Voltage gain 2	A ₂	DRCN = LOW, input amplitude = 0.05Vrms	13.0	15.0	17.0	dB
Residual noise voltage	V _{NS}	DRCN = HIGH, input and VREF1 connected by 600Ω	–	78	120	μVrms
Total harmonic distortion + noise	THD + N	P _O = 0.2W, reference input amplitude 1	–	0.4	1.0	%
Channel crosstalk	CC	(Note 1)	–60.0	–70.0	–	dB
Maximum output power	P _{OMAX}	Output power when THD = 10%	0.6	0.7	0.8	W
Mute-mode output voltage	V _{MUTE}	Output power when MUTEN = LOW	–90.0	–110	–	dBV
HIGH-level output voltage	V _{OH}		V _{DDP} –0.2	V _{DDP} –0.02	V _{DDP} +0.2	V
LOW-level output voltage	V _{OL}		0	0.02	0.2	V
Efficiency	E _{EF}	Maximum output power conditions	80	83	–	%
Ripple rejection ratio 1	PSRR1	(Note 2)	–	–65	–	dB


Note 1. Cross-channel leakage signal with standard voltage input on one channel only.

Note 2. DRCN = HIGH, 217Hz ripple frequency, 0.2Vrms ripple amplitude on VDD1/VDD2, input and VREF1 connected by 600Ω.

Reference Voltage Characteristics (VREF1)

Parameter	Symbol	Rating			Unit
		min	typ	max	
Reference output voltage 1	V _{REF1}	0.45V _{DDS}	0.5V _{DDS}	0.55V _{DDS}	V


Measurement Block Diagram



Measurement Conditions

Parameter	Audio Analyzer (Audio Precision System Two Cascade) Built-in Filters
Excluding residual noise	Low-pass filter (20kHz) ON High-pass filter (22Hz) ON
Residual noise voltage	Low-pass filter (20kHz) ON High-pass filter (22Hz) ON A-weighted

Measurement Circuit



- Note. *C3, C4, C5, C6: not inserted
 *R1, R2, R3, R4, R5, R6, R7, R8: not inserted
 *R9, R10, R11, R12: series resistors for dielectric speaker
 *SW1: HIGH = Power on, LOW = Power off
 *SW2: HIGH = DRC off, LOW = DRC on
 *SW3: LOW = Test, HIGH = Normal
 *SW4: LOW = Mute on, HIGH = Mute off


FUNCTIONAL DESCRIPTION

Power-down (PDWN)

The device enters power-down mode when PDWN goes LOW. When powered-down, the outputs become high impedance and the internal oscillation stops. In power-down mode, the MUTEN pin should be held LOW.

Mute (MUTEN)

Mute operation occurs when MUTEN goes LOW. In mute mode, the outputs become high impedance. During mute operation, the protection circuit operation is disabled, but the outputs are protected against output short circuits by their high impedance state. When power is applied, MUTEN should be held LOW for a short interval, shown in the timing diagram below, to prevent pop noise from the speaker. Also, applying and releasing mute operation after power is applied can occur at high speed without generating pop noise.



Note. VREF1 load capacitance = 1 μ F


Protection Circuit

The protection circuit operates if there is an output short-circuit to the supply, short-circuit to ground, or other excessive load abnormal condition lasting longer than approximately 1 μ s. Normal operation resumes after approximately 5 seconds. When the protection circuit becomes active, the outputs become high impedance.

TYPICAL APPLICATION CIRCUITS


Dynamic Speaker

LC-type LPF Connection




Direct Connection

LC filter may be required for the measure against EMI, if the wiring between this device and load is long.



Dielectric Speaker


A dielectric speaker is capacitive in nature, and therefore requires output resistor connection.




* Dielectric speaker
Taiyo Yuden MLS20070, MLS23070, MLS25070 or similar

Mounting Circuits

Connection to LC Filter




Direct Connection to Load




Note. As for the wiring to VDD1, VDD2, VDD3, VSS1, and VSS2, we recommend to wire from the power supply block. The recommended value of internal impedance (Z0) is approximately less than 1/40 of load resistance.

TYPICAL CHARACTERISTICS


Measurement conditions: Refer to “Analog Output Characteristics”.
 Measurement circuit: Refer to “Measurement Circuit”.



Input vs. Output




Supply voltage vs. Output power




Input vs. THD + N and output power


SM6802A




Residual noise vs. Frequency



THD + N and output voltage vs. Frequency




PSSR vs. Frequency



Channel crosstalk vs. Frequency

ASSEMBLING PRECAUTION

Package corner metals are not IC I/O pins. Don't connect any lines to these corner metals.




FOOTPRINT PATTERN

The optimum footprint varies depending on the board material, soldering paste, soldering method, and equipment accuracy, all of which need to be considered to meet design specifications.

(Unit: mm)

Package	HE	HD	e	b3	l1	l2
QFN-20	4.2	4.2	0.5	0.30 ± 0.05	0.20 ± 0.05	0.70 ± 0.05





Please pay your attention to the following points at time of using the products shown in this document.

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from NIPPON PRECISION CIRCUITS INC. (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.

NPC
NIPPON PRECISION CIRCUITS INC.

NIPPON PRECISION CIRCUITS INC.

15-6, Nihombashi-kabutocho, Chuo-ku,

Tokyo 103-0026, Japan

Telephone: +81-3-6667-6601

Facsimile: +81-3-6667-6611

<http://www.npc.co.jp/>

Email: sales@npc.co.jp

NC0409CE 2005.11