

FDD3706/FDU3706

20V N-Channel PowerTrench® MOSFET

General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{\text{DS}(\text{ON})}$, fast switching speed and extremely low $R_{\text{DS}(\text{ON})}$ in a small package.

Applications

- DC/DC converter
- Motor Drives


Features

- 50 A, 20 V $\begin{aligned} R_{DS(ON)} &= ~9~m\Omega @~V_{GS} = 10~V \\ R_{DS(ON)} &= ~11~m\Omega @~V_{GS} = 4.5~V \\ R_{DS(ON)} &= ~16~m\Omega @~V_{GS} = 2.5~V \end{aligned}$
- Low gate charge (16 nC)
- Fast Switching
- High performance trench technology for extremely low Research.



D-PAK (TO-252)





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Para	meter		Ratings	Units
V _{DSS}	Drain-Source Voltage			20	V
V _{GSS}	Gate-Source Voltage			± 12	V
I _D	Continuous Drain Current	@T _C =25°C	(Note 3)	50	А
		$@T_A=25^{\circ}C$	(Note 1a)	14.7	
		Pulsed	(Note 1a)	60	
P _D	Power Dissipation	@T _C =25°C	(Note 3)	44	W
		@T _A =25°C	(Note 1a)	3.8	
		$@T_A=25^{\circ}C$	(Note 1b)	1.6	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	3.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	45	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD3706	FDD3706	D-PAK (TO-252)	13"	12mm	2500 units
FDU3706	FDU3706	I-PAK (TO-251)	Tube	N/A	75

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Not	e 2)			l	
E _{AS}	Drain-Source Avalanche Energy	Single Pulse, V _{DD} = 10V, I _D =7A			60	mJ
I _{AS}	Drain-Source Avalanche Current				7	Α
Off Char	acteristics				•	,
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	20			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A,Referenced to 25°C		13		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -12 \text{ V}$ $V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	0.5	1	1.5	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A,Referenced to 25°C		-3.5		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{aligned} &V_{GS} = 10 \text{ V}, & I_{D} = 16.2 \text{ A} \\ &V_{GS} = 4.5 \text{ V}, & I_{D} = 14.7 \text{ A} \\ &V_{GS} = 2.5 \text{ V}, & I_{D} = 12.2 \text{ A} \\ &V_{GS} = 4.5 \text{ V}, I_{D} = 14.7 \text{ A}, T_{J} = 125^{\circ}\text{C} \end{aligned} $	B-	7.5 8 11 12.6	9 11 16 19	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	30			Α
g FS	Forward Transconductance	$V_{DS} = 5 V$, $I_D = 14.7 A$		65		S
Dynamic	Characteristics	Co.				
C _{iss}	Input Capacitance			1882		pF
Coss	Output Capacitance	$V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		430		pF
C _{rss}	Reverse Transfer Capacitance	1 = 1.0 MH2		201		pF
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time			11	20	ns
t _r	Turn-On Rise Time	$V_{DD} = 10 \text{ V}, \qquad I_D = 1 \text{ A},$		15	27	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		35	56	ns
t _f	Turn-Off Fall Time			16	29	ns
Qg	Total Gate Charge			16	23	nC
Q _{gs}	Gate-Source Charge	$V_{DS} = 10V,$ $V_{DS} = 14.7 \text{ A},$ $V_{GS} = 4.5 \text{ V}$		3.7		nC
Q_{gd}	Gate-Drain Charge	- 65 - 110 1		4		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source				3.2	Α
V _{SD}	Drain-Source Diode Forward Voltage	ge $V_{GS} = 0 \text{ V}$, $I_S = 3.2 \text{ A}$ (Note 2)		0.7	1.2	V

1. $R_{\theta,JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

 $\sqrt{\frac{P_{D}}{R_{DS(ON)}}}$ 3. Maximum current is calculated as:

where P_D is maximum power dissipation at $T_C = 25^{\circ}C$ and $R_{DS(cn)}$ is at $T_{J(max)}$ and $V_{GS} = 10V$. Package current limitation is 21A

Typical Characteristics



1.8

Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation withTemperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage





Figure 5. Transfer Characteristics

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic™
E ² CMOS TM	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I ² C TM	OCX™	RapidConfigure™	UHC™
Across the board	. Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franc	hise™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable A	ctive Droop™	OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.