

FDS9412A

N-Channel PowerTrench[®] MOSFET 30V, 8A, 21m Ω

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switiching PWM controllers. It has been optimized for low gate charge ,low $r_{\text{DS}(\text{on})}$ and fast switching speed.


Features


- Max $r_{DS(on)} = 21m\Omega$ at $V_{GS} = 10V$, $I_D = 8A$
- Max $r_{DS(on)} = 25m\Omega$ at $V_{GS} = 4.5V$, $I_D = 6.6A$
- Low gate charge
- RoHS Compliant



Application

■ DC/DC converters





MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DS}	Drain to Source Voltage	30	V
V_{GS}	Gate to Source Voltage	±20	V
	Drain Current -Continuous (T_A = 25°C, V_{GS} = 10V, $R_{\theta JA}$ = 50°C/W)	8	А
ID	-Continuous ($T_A = 25$ °C, $V_{GS} = 4.5$ V, $R_{\theta JA} = 50$ °C/W)	6.6	
	-Pulsed	30	Α
E _{AS}	Single Pulse Avalanche Energy (Note 3	54	mJ
P_{D}	Power dissipation	2.5	W
T_J , T_{STG}	Operating and Storage Temperature	-55 to 150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance , Junction to Case	(Note 1)	25	°C/W
Rela	Thermal Resistance , Junction to Ambient	(Note 1a)	50	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS9412A	FDS9412A	SO-8	330mm	12mm	2500 units

Electrical Characteristics T_J = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
Off Chara	acteristics						
BV_DSS	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250μA, referenced to 25°C			22		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24V, V _{GS} = 0V	Γ _J = 150°C			1 250	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V				±100	μА

On Characteristics (Note 2)

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.2	1.9	2.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250μA, referenced to 25°C		-5.8		mV/°C
		V _{GS} =10V , I _D = 8A		14	21	
r	Drain to Source On Resistance	$V_{GS} = 4.5V, I_D = 6.6A$		18	25	mΩ
r _{DS(on)}	Drain to Source Off Nesistance	$V_{GS} = 10V, I_D = 8A$ $T_J = 150^{\circ}C$	3 _	20	30	11152

Dynamic Characteristics

C _{iss}	Input Capacitance	V -15V V 0V	740	985	pF
Coss	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ f = 1MHz	150	200	pF
C _{rss}	Reverse Transfer Capacitance	1 2 1 1 1 1 2 2	95	145	pF
R_G	Gate Resistance	f = 1MHz	3		Ω

Switching Characteristics (Note 2)

t _{d(on)}	Turn-On Delay Time			5	10	ns
t _r	Rise Time	V _{DD} = 15V, I _D =		13	23	ns
t _{d(off)}	Turn-Off Delay Time	V_{GS} = 10V, R_{GS}	= 6Ω	13	24	ns
t _f	Fall Time			12	22	ns
Q_{g}	Total Gate Charge at 10V	V _{GS} = 0V to 10V		14	20	nC
Q_g	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$	V _{DD} = 15V I _D = 8A	8	12	nC
Q_{gs}	Gate to Source Gate Charge		I _G = 0.A I _G = 1.0mA	2.3		nC
Q_{gd}	Gate to Drain "Miller" Charge			3.0		nC

Drain-Source Diode Characteristics

V	Source to Drain Diode Voltage	$V_{GS} = 0V, I_{S} = 8A$	0.8	5 1.25	V
v _{SD}	Source to Drain Diode Voltage	$V_{GS} = 0V, I_{S} = 2.1A$	0.7	6 1.0	V
t _{rr}	Reverse Recovery Time	I _F = 8A, di/dt = 100A/μs	18	3 27	ns
Q_{rr}	Reverse Recovery Charge	$I_F = 8A$, di/dt = 100A/ μ s	9.0	3 14	nC

Notes:

13. R_{0,1A} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0,1C} is guaranteed by design while R_{0,CA} is determined by the user's board design.



a) 50°C/W when mounted on a 1 in² pad of 2 oz copper




b)105°C/W when mounted on a .04 in² pad of 2 oz copper



c) 125°C/W when mounted on a minimun pad

Scale 1: 1 on letter size paper

- Pulse Test:Pulse Width <300μs, Duty Cycle <2.0%.
 Starting T_J = 25°C, L = 3mH, I_{AS} = 6A, V_{DD} = 30V, V_{GS} = 10V.







Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage







Figure 3. Normalized On Resistance vs Junction Temperature

Figure 4. On-Resistance vs Gate to Source Voltage






Figure 5. Transfer Characteristics

Figure 6. Source to Drain Diode Forward Voltage vs Source Current

30




Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 10. Maximum Continuous Drain Current vs Ambient Temperature





Figure 12. Single Pulse Maximum Power Dissipation



Typical Characteristics T_J = 25°C unless otherwise noted

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST [®]	ISOPLANAR™	PowerSaver™	SuperSOT™-6
ActiveArray™	FASTr™	LittleFET™	PowerTrench [®]	SuperSOT™-8
Bottomless™	FPS™	MICROCOUPLER™	QFET [®]	SyncFET™
Build it Now™	FRFET™	MicroFET™	QS™	TCM™ _
CoolFET™	GlobalOptoisolator™	MicroPak™	QT Optoelectronics™	TinyLogic [®]
CROSSVOLT™	GTO™	MICROWIRE™	Quiet Series™	TINYOPTO™
DOME™	HiSeC™	MSX™	RapidConfigure™	TruTranslation™
EcoSPARK™	I^2C^{TM}	MSXPro™	RapidConnect™	UHC™
E ² CMOS TM	i-Lo™	OCX TM	μSerDes™	UltraFET [®]
EnSigna™	ImpliedDisconnect™	OCXPro™	ScalarPump™	UniFET™
FACT™	IntelliMAX™	OPTOLOGIC [®]	SILENT SWITCHER®	VCX™
FACT Quiet Serie	es™	OPTOPLANAR™	SMART START™	Wire™
Across the bear	d. Around the world.™	PACMAN™	SPM™	
The Power Fran		POP™	Stealth™	
Programmable A		Power247™	SuperFET™	
r iograffiffiable F	renive proop	PowerEdge™	SuperSOT™-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.