

# FDD6512A/FDU6512A

# 20V N-Channel PowerTrench® MOSFET

## **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $R_{\text{DS}(\text{ON})}$ , fast switching speed and extremely low  $R_{\text{DS}(\text{ON})}$  in a small package.

## **Applications**

- DC/DC converter
- Motor drives

#### **Features**

- 36 A, 20 V  $R_{DS(ON)} = 21 \ m\Omega \ @ \ V_{GS} = 4.5 \ \ V$   $R_{DS(ON)} = 31 \ m\Omega \ @ \ V_{GS} = 2.5 \ \ V$
- Low gate charge (12 nC typical)
- · Fast switching
- High performance trench technology for extremely low  $R_{\mbox{\scriptsize DS(ON)}}$



## Absolute Maximum Ratings 7

T<sub>A</sub>=25°C unless otherwise noted

Symbol	Para	meter		Ratings	Units
$V_{DSS}$	Drain-Source Voltage			20	V
$V_{GSS}$	Gate-Source Voltage			± 12	V
I <sub>D</sub>	Continuous Drain Current	@T <sub>C</sub> =25°C	(Note 3)	36	Α
		$@T_A=25^{\circ}C$	(Note 1a)	10.7	
		Pulsed	(Note 1a)	100	
P <sub>D</sub>	Power Dissipation	@T <sub>C</sub> =25°C	(Note 3)	43	W
		$@T_A=25^{\circ}C$	(Note 1a)	3.8	
		@T <sub>A</sub> =25°C	(Note 1b)	1.6	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +175	°C

## **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	3.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

**Package Marking and Ordering Information** 


Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD6512A	FDD6512A	D-PAK (TO-252)	13"	12mm	2500 units
FDU6512A	FDU6512A	I-PAK (TO-251)	Tube	N/A	75

©2001 Fairchild Semiconductor Corp. FDD6512A/FDU6512A Rev B (W)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Not	e 2)	ı			
E <sub>AS</sub>	Drain-Source Avalanche Energy	Single Pulse, V <sub>DD</sub> = 10 V, I <sub>D</sub> =10A			90	mJ
I <sub>AS</sub>	Drain-Source Avalanche Current	-			10	Α
Off Char	acteristics					•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A,Referenced to 25°C		14		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -12 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	0.6	0.8	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		-3.2		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = 4.5 \text{ V}, \ I_D = 10.7 \text{ A} $ $V_{GS} = 2.5 \text{ V}, \ I_D = 9.1 \text{ A} $ $V_{GS} = 4.5 \text{ V}, \ I_D = 10.7 \text{ A}, \ T_J = 125^{\circ}\text{C}$	3-	16 21 22	21 31 29	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 4.5 \text{ V},  V_{DS} = 5 \text{ V}$	50			Α
<b>g</b> FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 10.7 \text{ A}$		50		S
Dynamic	Characteristics	132				
C <sub>iss</sub>	Input Capacitance			1082		pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		277		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	T = 1.0 WHZ		130		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time			8	16	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 10 \text{ V}, \qquad I_{D} = 1 \text{ A},$		8	16	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time	$\begin{aligned} V_{DD} &= 10 \text{ V}, & I_D &= 1 \text{ A}, \\ V_{GS} &= 4.5 \text{ V}, & R_{GEN} &= 6 \Omega \end{aligned}$		24	38	ns
t <sub>f</sub>	Turn-Off Fall Time			8	16	ns
$Q_g$	Total Gate Charge	V 40V I 40.7.6		12	19	nC
$Q_{gs}$	Gate-Source Charge	$V_{DS} = 10V,   I_{D} = 10.7 \text{ A},   V_{GS} = 4.5 \text{ V}$		2		nC
$Q_{\text{gd}}$	Gate-Drain Charge			3		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source	e Diode Forward Current			2.3	А
$V_{SD}$	Drain-Source Diode Forward Voltage	ge $V_{GS} = 0 \text{ V}, I_S = 2.3 \text{ A}$ (Note 2)		0.72	1.2	V

### Notes:

1. R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

 $\sqrt{\frac{P_D}{R_{DS(ON)}}}$ 3. Maximum current is calculated as:

where  $P_D$  is maximum power dissipation at  $T_C = 25^{\circ}C$  and  $R_{DS(on)}$  is at  $T_{J(max)}$  and  $V_{GS} = 10V$ . Package current limitation is 21A

# **Typical Characteristics**



2.5 | NORMALIZED |

Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation withTemperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

## **Typical Characteristics** 1800 $I_D = 10.7A$ f = 1MHz V<sub>ss</sub>, GATE-SOURCE VOLTAGE (V, -10V 1500 CAPACITANCE (pF) 1200 900 600 C<sub>ISS</sub> 15V Coss 300 Qg, GATE CHARGE (nC) V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V) Figure 7. Gate Charge Characteristics Figure 8. Capacitance Characteristics 1000 DR AIN CU RR EN T (A) 100 $R_{\theta JA} = 96 \text{ °C/W}$ P(pk), PEAK TRANSIENT POWER (W T<sub>A</sub> = 25°C 10 V<sub>GS</sub> = 10V SINGLE PULSE R<sub>eJA</sub> = 96 °C/W 0.1 0.01 0.1 0.001 0.01 V<sub>DS</sub>, DRAIN-SOURCE VOLTAGE (V) t<sub>1</sub>, TIME (sec) Figure 9. Maximum Safe Operating Area Figure 10. Single Pulse Maximum **Power Dissipation** r(t), NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE $R_{\theta}JA(t) = r(t) * R_{\theta}JA$ $R_{\theta}JA = 96^{\circ}C/W$ 4 0.01 0.001 $T_J \cdot T_A = P * R_{\theta JA}(t)$ Duty Cycle, $D = t_1 / t_2$ 0.0001 0.001 0.01 0.1 t, TIME (sec) Figure 11. Transient Thermal Response Curve Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST ®	OPTOLOGIC™	SMART START™	$VCX^{TM}$
Bottomless™	FASTr™	OPTOPLANAR™	STAR*POWER™	
CoolFET <sup>TM</sup>	FRFET™	PACMAN™	Stealth™	
CROSSVOLT™	GlobalOptoisolator™	$POP^TM$	SuperSOT™-3	
DenseTrench™	GTO™ .	Power247™	SuperSOT™-6	
DOME™	HiSeC™	PowerTrench®	SuperSOT™-8	
EcoSPARK™	ISOPLANAR™	QFET™	SyncFET™	
$E^2CMOS^{TM}$	LittleFET™	QS <sup>TM</sup>	TinyLogic™	
EnSigna™	MicroFET™	QT Optoelectronics™	TruTranslation™	
FACT™	MicroPak™	Quiet Series™	UHC™	
FACT Quiet Series™	MICROWIRE™	SILENT SWITCHER®	UltraFET®	

STAR\*POWER is used under license

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition	
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.	

Rev. H4