February 2004

FAIRCHILD SEMICONDUCTOR

FDS4070N3

40V N-Channel PowerTrench[®] MOSFET

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for "low side" synchronous rectifier operation, providing an extremely low $R_{DS(ON)}$ in a small package.

Applications

- Synchronous rectifier
- DC/DC converter

Features

- 15.3 A, 40 V. $R_{DS(ON)}$ = 7.5 m Ω @ V_{GS} = 10 V
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability
- Fast switching, low gate charge
- FLMP SO-8 package: Enhanced thermal performance in industry-standard package size

Bottom-side


Drain Contact

4

3

2

1



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V _{DSS}	Drain-Source Voltage			40	
V _{GSS}	Gate-Source Voltage			± 20	
I _D	Drain Curre	ent – Continuous	(Note 1a)	15.3	A
		- Pulsed		60	
PD	Maximum Power Dissipation (Note 1a)		(Note 1a)	3.0	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range			–55 to +150	
	Thermal Re	teristics	Ambient (Note 1a)	40	°C/W
Therma R _{θJA} R _{θJC}	Thermal Re		, ,	40 0.5	°C/W
R _{əja} R _{əjc} Packag	Thermal Re Thermal Re	esistance, Junction-to-A	Case (Note 1)	-	C/W


©2004 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	burce Avalanche Ratings (Note	2)				
E _{AS}	Drain-Source Avalanche Energy	Single Pulse, V_{DD} =40V, I_D =15.3A			310	mJ
I _{AS}	Drain-Source Avalanche Current				15.3	Α
Off Char	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$, $I_D = 250 \mu A$	40			V
ΔBV _{DSS} ΔTJ	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25° C		42		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 32 V, V _{GS} = 0 V			1	μA
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate–Body Leakage, Reverse	$V_{GS} = -20 V$, $V_{DS} = 0 V$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	2	3.9	5	V
$\Delta V_{GS(th)}$ ΔT_J	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25 °C	2	-8		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 10 V$, $I_D = 15.3 A$ $V_{GS} = 10 V$, $I_D = 15.3 A$, $T_J = 125^{\circ}C$		5.5 8	7.5 12	mΩ
g _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 15.3 \text{ A}$		52		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance	$V_{\rm DS} = 20 \ V, V_{\rm GS} = 0 \ V,$		2819		pF
Coss	Output Capacitance	f = 1.0 MHz		600		pF
Crss	Reverse Transfer Capacitance			291		pF
Switchin	g Characteristics (Note 2)					•
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 20 V, I_D = 1 A,$		16	29	ns
t _r	Turn–On Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		12	22	ns
t _{d(off)}	Turn-Off Delay Time	-		41	66	ns
t _f	Turn–Off Fall Time			29	46	ns
Qg	Total Gate Charge	$V_{DS} = 20 V$, $I_D = 15.3 A$,		47	67	nC
Q _{gs}	Gate–Source Charge	V _{GS} = 10 V		15		nC
Q _{gd}	Gate–Drain Charge	7		14		nC


	1	A					
Symbol	Parameter	Test Conditions	Min	Тур	Мах	Units	
Drain–S	ource Diode Characteristics a				2.5	А	
-	Drain–Source Diode Forward	$V_{GS} = 0 V$, $I_S = 2.5 A$ (Note 2)		0.7	1.2	V	
V _{SD}	Voltage						
V _{SD}	Voltage Diode Reverse Recovery Time	I _F = 15.3 A,		32		nS	

Notes:


1. R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



FDS4070N3




FDS4070N3



FDS4070N3

FDS4070N3 Rev B2 (W)



FDS4070N3

FDS4070N3 Rev B2 (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench [®]	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET [®]	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics [™]	TinyLogic®
E ² CMOS [™]	HiSeC™	MSXPro™	Quiet Series [™]	TINYOPTO™
EnSigna™	I²C™	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the board	d. Around the world.™	OPTOLOGIC [®]	SILENT SWITCHER [®]	UltraFET [®]
The Power France		OPTOPLANAR™	SMART START™	VCX™
Programmable A		PACMAN™	SPM™	
~	•			

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. 18