

September 2006

FDP8860 N-Channel PowerTrench[®] MOSFET 30V, 80A, 2.5m Ω

Features

- Max $r_{DS(on)}$ = 2.5m Ω at V_{GS} = 10V, I_D = 80A
- Max $r_{DS(on)}$ = 2.9m Ω at V_{GS} = 4.5V, I_D = 80A
- Low Miller Charge
- Low Q_{rr} Body Diode
- UIL Capability (Single Pulse and Repetitive Pulse)
- RoHS Compliant



General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{\mbox{\scriptsize DS(on)}}$ and fast switching speed.

Application

- DC DC Conversion
- Start / Alternator Sytems



MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
V_{DS}	Drain to Source Voltage		30	V
V_{GS}	Gate to Source Voltage		±20	V
	Drain Current -Continuous (Package limited)	T _C = 25°C	80	
I _D	-Continuous (Silicon limited)	T _C = 25°C	219	Α
	-Pulsed	(Note 1	556	
E _{AS}	Single Pulse Avalanche Energy	(Note 2	673	mJ
P_{D}	Power Dissipation		254	W
T _J , T _{STG}	Operating and Storage Temperature		-55 to +175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case TO220	0.59	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient TO220	62	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDP8860	FDP8860	TO220AB	Tube	N/A	50 units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted **Parameter**

Off Char	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 1 \text{mA}, V_{GS} = 0 \text{V}$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 1mA, referenced to 25°C		22		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24V,$ $V_{GS} = 0V$ $T_{J} = 150^{\circ}C$	2		1 250	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V			±100	nA

Test Conditions

Min

Max

Тур

Units

On Characteristics

Symbol

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	1.6	2.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250μA, referenced to 25°C		-9.6		mV/°C
		V _{GS} = 10V, I _D = 80A		1.9	2.5	
_	Drain to Source On Resistance	$V_{GS} = 5V, I_D = 80A$		2.0	2.8	mΩ
r _{DS(on)}	Dialif to Source Of Resistance	$V_{GS} = 4.5V, I_D = 80A$		2.1	2.9	
		$V_{GS} = 10V, I_D = 80A, T_J = 150^{\circ}C$		2.9	3.8	
9 _{FS}	Forward Transconductance	V _{DS} = 10V, I _D = 80A	uto-	3.4		S
Dynami	c Characteristics	7. 4	0			

Dynamic Characteristics

C _{iss}	Input Capacitance	V 45/4/4 0/4	9200	12240	pF
Coss	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ $f = 1MHz$	1700	2260	pF
C _{rss}	Reverse Transfer Capacitance	T-IMIZ	1060	1590	pF
R _a	Gate Resistance	f = 1MHz	1.7		Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time		35	56	ns
t _r	Rise Time	$V_{DD} = 15V, I_D = 80A$ $V_{GS} = 5V, R_{GEN} = 3\Omega$	135	216	ns
t _{d(off)}	Turn-Off Delay Time	V _{GS} = 5V, R _{GEN} = 312	64	103	ns
t _f	Fall Time		59	95	ns
$Q_{g(TOT)}$	Total Gate Charge at 10V	V _{GS} = 0V to 10V	158	222	nC
$Q_{g(5)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$ $V_{DD} = 15V$ $I_{D} = 80A$	81	114	nC
Q_{gs}	Gate to Source Gate Charge	I _D = 80A	27		nC
Q_{gd}	Gate to Drain "Miller" Charge		33		nC

Drain-Source Diode Characteristics

V S	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 80A$	0.88	1.25	V	
v _{SD}	Source to Drain Diode 1 of ward voltage	$V_{GS} = 0V, I_{S} = 40A$	0.81	1.2	V	
t _{rr}	Reverse Recovery Time	I _E = 80A, di/dt = 100A/μs	60	90	ns	
Q _{rr}	Reverse Recovery Charge	η _F – 80A, αι/αι – 100A/μ5	74	111	nC	

 Notes:

 1: Pulse Test: Pulse Width < 80μs, Duty cycle < 0.5%.</td>

 2: Starting T_J =25°C, L= 0.3mH, I_{AS} = 67A,V_{DD} = 27V, V_{GS} = 10V.

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability

10° 10¹

t_{AV}, TIME IN AVALANCHE(ms)

10²

10³

10⁴

10⁻³

10⁻²




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation






Figure 13. Transient Thermal Response Curve



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER®	UniFET™
ActiveArray [™]	GlobalOptoisolator™	OCXPro™	SMART START™	UltraFET [®]
Bottomless™	GTO™	OPTOLOGIC [®]	SPM™	VCX™
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™	Wire™
CoolFET™	I ² C™	PACMAN™	SuperFET™	
CROSSVOLT™	i-Lo™	POP™	SuperSOT™-3	
DOME™	ImpliedDisconnect™	Power247™	SuperSOT™-6	
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8	
E ² CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™	
EnSigna™	LittleFET™	PowerTrench [®]	TCM™	
FACT™	MICROCOUPLER™	QFET [®]	TinyBoost™	
FAST [®]	MicroFET™	QS™	TinyBuck™	
FASTr™	MicroPak™	QT Optoelectronics™	TinyPWM™	
FPS™	MICROWIRE™	Quiet Series™	TinyPower™	
FRFET™	MSX™	RapidConfigure™	TinyLogic [®]	
	MSXPro™	RapidConnect™	TINYOPTO™	
Across the board. Aroun	nd the world.™	μSerDes™	TruTranslation™	
The Power Franchise®		ScalarPump™	UHC™	
Programmable Active D	roop™		2 %	

DISCLAIMER

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 120