

FDJ1032C Complementary PowerTrench® MOSFET

Features

- **Q1** -2.8 A, -20 V. $R_{DS(ON)} = 160\text{ m}\Omega @ V_{GS} = -4.5\text{ V}$
 $R_{DS(ON)} = 230\text{ m}\Omega @ V_{GS} = -2.5\text{ V}$
 $R_{DS(ON)} = 390\text{ m}\Omega @ V_{GS} = -1.8\text{ V}$
- **Q2** 3.2 A, 20 V. $R_{DS(ON)} = 90\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
 $R_{DS(ON)} = 130\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$
- Low gate charge
- High performance trench technology for extremely low $R_{DS(ON)}$
- FLMP SC75 package: Enhanced thermal performance in industry-standard package size
- RoHS Compliant



Applications

- DC/DC converter
- Load switch
- Motor Driving

General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
V_{DSS}	Drain-Source Voltage	-20	20	V
V_{GSS}	Gate-Source Voltage	± 8	± 12	V
I_D	Drain Current - Continuous (Note 1a)	-2.8	3.2	A
	- Pulsed	-12	12	
P_D	Power Dissipation for Single Operation (Note 1a)	1.5		W
	(Note 1b)	0.9		
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150		$^\circ\text{C}$
Thermal Characteristics				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	80		$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1a)	5		

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.H	FDJ1032C	7"	8mm	3000 units

Electrical Characteristics

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
Off Characteristics							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = -250\ \mu\text{A}$ $V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	Q1 Q2	-20 20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$, Referenced to 25°C $I_D = 250\ \mu\text{A}$, Referenced to 25°C	Q1 Q2		-13 13		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16\text{ V}, V_{GS} = 0\text{ V}$ $V_{DS} = 16\text{ V}, V_{GS} = 0\text{ V}$	Q1 Q2			-1 1	μA
I_{GSS}	Gate-Body Leakage	$V_{GS} = \pm 8\text{ V}, V_{DS} = 0\text{ V}$ $V_{GS} = \pm 12\text{ V}, V_{DS} = 0\text{ V}$	Q1 Q2			±100 ±100	nA
On Characteristics (Note 2)							
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250\ \mu\text{A}$ $V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	Q1 Q2	-0.4 0.6	-0.8 1.0	-1.5 1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$, Referenced to 25°C $I_D = 250\ \mu\text{A}$, Referenced to 25°C	Q1 Q2		3 -3		mV/°C
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = -4.5\text{ V}, I_D = -2.8\text{ A}$ $V_{GS} = -2.5\text{ V}, I_D = -2.2\text{ A}$ $V_{GS} = -1.8\text{ V}, I_D = -1.7\text{ A}$ $V_{GS} = -4.5\text{ V}, I_D = 2.8\text{ A}, T_J = 125^\circ\text{C}$ $V_{GS} = 4.5\text{ V}, I_D = 3.2\text{ A}$ $V_{GS} = 2.5\text{ V}, I_D = 2.7\text{ A}$ $V_{GS} = 4.5\text{ V}, I_D = 3.2\text{ A}, T_J = 125^\circ\text{C}$	Q1 Q2		108 163 283 150 70 100 83	160 230 390 238 90 130 132	mΩ
g_{FS}	Forward Transconductance	$V_{DS} = -5\text{ V}, I_D = -2.8\text{ A}$ $V_{DS} = 5\text{ V}, I_D = 3.2\text{ A}$	Q1 Q2		5 7.5		S
Dynamic Characteristics							
C_{iss}	Input Capacitance	Q1: $V_{DS} = -10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$	Q1 Q2		290 200		pF
C_{oss}	Output Capacitance	Q2: $V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$	Q1 Q2		55 50		pF
C_{rss}	Reverse Transfer Capacitance		Q1 Q2		29 30		pF
R_G	Gate Resistance	$V_{GS} =$	Q1 Q2		14 3		Ω
Switching Characteristics							
$t_{d(on)}$	Turn-On Delay Time	Q1: $V_{DD} = -10\text{ V}, I_D = -1\text{ A},$ $V_{GS} = -4.5\text{ V}, R_{GEN} = 6\ \Omega$	Q1 Q2		8 7	16 14	ns
t_r	Turn-On Rise Time		Q1 Q2		13 8	23 16	ns
$t_{d(off)}$	Turn-Off Delay Time	Q2: $V_{DD} = 10\text{ V}, I_D = 1\text{ A},$ $V_{GS} = 4.5\text{ V}, R_{GEN} = 6\ \Omega$	Q1 Q2		13 11	23 20	ns
t_f	Turn-Off Fall Time		Q1 Q2		18 2	32 4	ns

Electrical Characteristics (Continued)

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
Q _g	Total Gate Charge	Q1: V _{DS} = -10 V, I _D = -2.8 A, V _{GS} = -4.5V	Q1		3	4	nC
			Q2		2	3	
Q _{gs}	Gate-Source Charge	Q2: V _{DS} = 10 V, I _D = 3.2 A, V _{GS} = 4.5 V	Q1		0.65		nC
			Q2		0.4		
Q _{gd}	Gate-Drain Charge		Q1		0.75		nC
			Q2		1.0		
Drain-Source Diode Characteristics and Maximum Ratings							
I _S	Maximum Continuous Drain-Source Diode Forward Current		Q1 Q2			-1.25 1.25	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -1.3 A (Note 2) V _{GS} = 0 V, I _S = 1.3 A (Note 2)	Q1 Q2		-0.8 0.8	-1.2 1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = -4.2A, dI _F /d _t = 100 A/μs I _F = 5.9A, dI _F /d _t = 100 A/μs	Q1 Q2		14 11		nS
Q _{rr}	Diode Reverse Recovery Charge	I _F = -4.2A, dI _F /d _t = 100 A/μs I _F = 5.9A, dI _F /d _t = 100 A/μs	Q1		4		nC
			Q2		2.5		

Notes:

- R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.



- 80°C/W when mounted on a 1in² pad of 2 oz copper (Single Operation).



- 140°C/W when mounted on a minimum pad of 2 oz copper (Single Operation).

Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

Typical Characteristics : Q1




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics : Q1




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics : Q2




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics : Q2




Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.



Dimensional Outline and Pad Layout



Bottom View



Top View






Recommended Landing Pattern

Notes: Unless otherwise specified all dimensions are in millimeters.



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- | | | | |
|---|-------------------------------------|----------------------------------|---|
| Build it Now™ | FPST™ | PDP SPM™ | The Power Franchise® |
| CorePLUS™ | F-PFST™ | Power-SPM™ | the power franchise |
| CorePOWER™ | FRFET® | PowerTrench® | TinyBoost™ |
| CROSSVOLT™ | Global Power Resource SM | Programmable Active Droop™ | TinyBuck™ |
| CTL™ | Green FPST™ | QFET® | TinyLogic® |
| Current Transfer Logic™ | Green FPST™ e-Series™ | QST™ | TINYOPTO™ |
| EcoSPARK® | GTO™ | Quiet Series™ | TinyPower™ |
| EfficientMax™ | IntelliMAX™ | RapidConfigure™ | TinyPWM™ |
| EZSWITCH™ * | ISOPLANAR™ | Saving our world, 1mW at a time™ | TinyWire™ |
|  | MegaBuck™ | SmartMax™ |  |
|  | MICROCOUPLER™ | SMART START™ | Ultra FRFET™ |
| Fairchild® | MicroFET™ | SPM® | UniFET™ |
| Fairchild Semiconductor® | MicroPak™ | STEALTH™ | VCX™ |
| FACT Quiet Series™ | MillerDrive™ | SuperFET™ | VisualMax™ |
| FACT® | MotionMax™ | SuperSOT™-3 | |
| FAST® | Motion-SPM™ | SuperSOT™-6 | |
| FastvCore™ | OPTOLOGIC® | SuperSOT™-8 | |
| FlashWriter® * | OPTOPLANAR® | SuperMOS™ | |
| | | SyncFET™ | |

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 135