

FDS8928A


Dual N & P-Channel Enhancement Mode Field Effect Transistor

General Description

These dual N- and P -Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- High density cell design for extremely low R_{DS(ON)}.
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.



Absolute Maximum Ratings $T_A = 25$ °C unless otherwise noted

Symbol	Parameter		N-Channel	P-Channel	Units
V _{DSS}	Drain-Source Voltage		30	-20	V
V _{GSS}	Gate-Source Voltage		8	-8	V
I _D	Drain Current - Continuous	(Note 1a)	5.5	-4	А
	- Pulsed		20	-20	
P _D	Power Dissipation for Dual Operation		2		W
	Power Dissipation for Single Operation	(Note 1a)	1.6		
		(Note 1b)		1	
		(Note 1c)	C	0.9	
T_J , T_{STG}	Operating and Storage Temperature Range		-55 t	°C	
THERMA	L CHARACTERISTICS				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	7	°C/W		
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)		10	°C/W

Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units	
OFF CHAR	ACTERISTICS		•	•		•	•	
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{gs} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	N-Ch	30			V	
		$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	P-Ch	-20			V	
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I _D = 250 μA, Referenced to 25 °C	N-Ch		32		mV/°C	
		I _D = -250 μA, Referenced to 25 °C	P-Ch		-23			
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	N-Ch			1	μA	
		V _{DS} = -16 V, V _{GS} = 0 V	P-Ch			-1	μA	
SSF	Gate - Body Leakage, Forward	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$	All			100	nA	
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$	All			-100	nA	
ON CHARAC	CTERISTICS (Note 2)		•	•				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	N-Ch	0.4	0.67	1	V	
		$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	P-Ch	-0.4	-0.6	-1	V	
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	I _D = 250 μA, Referenced to 25 °C	N-Ch		-3		mV/°C	
		I _D = -250 μA, Referenced to 25 °C	P-Ch		4		İ	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{gs} = 4.5 \text{ V}, I_{p} = 5.5 \text{ A}$	$1.5 \text{ V}, I_D = 5.5 \text{ A}$ N-Ch 0		0.025	0.03	Ω	
		$V_{gs} = 2.5 \text{ V}, I_{p} = 4.5 \text{ A}$	-10		0.031	0.038		
		$V_{GS} = -4.5 \text{ V}, I_{D} = -4 \text{ A}$	P-Ch		0.043	0.055		
		V _{GS} = -2.5 V, I _D = -3.4 A			0.059	0.072	İ	
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	N-Ch	20			Α	
		$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	P-Ch	-20			İ	
g _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 5.5 \text{ A}$	N-Ch		20		S	
		$V_{DS} = -5 \text{ V}, I_{D} = -4 \text{ A}$	P-Ch		13		S	
YNAMIC (CHARACTERISTICS		•	•				
'iss	Input Capacitance	$V_{DS} = 10 \text{ V}, \ V_{GS} = 0 \text{ V},$ f = 1.0 MHz	N-Ch		900		pF	
			P-Ch		1130			
C _{oss}	Input Capacitance]	N-Ch		410		pF	
		$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	P-Ch		480			
C _{rss}	Reverse Transfer Capacitance	f = 1.0 MHz	N-Ch		110		pF	
			P-Ch		120			

Electrical Characteristics (continued) SWITCHING CHARACTERISTICS (Note 2) Conditions **Symbol** Parameter Type Min Тур Max Units Turn - On Delay Time $V_{DS} = 6 \text{ V}, I_{D} = 1 \text{ A}$ N-Ch 6 12 $\mathbf{t}_{\mathrm{D(on)}}$ ns P-Ch 8 16 V_{GS} = 4.5 V , $~R_{\text{GEN}}$ = 6 Ω N-Ch 31 Turn - On Rise Time 19 P-Ch 23 37 $V_{DS} = -10 \text{ V}, I_{D} = -1 \text{ A}$ N-Ch 67 Turn - Off Delay Time 42 $t_{\text{D(off)}}$ P-Ch 260 360 $\rm V_{GS}$ = -4.5 V , $\rm ~R_{GEN}$ = 6 Ω Turn - Off Fall Time N-Ch 13 P-Ch 90 125 $V_{DS} = 10 \text{ V}, I_{D} = 5.5 \text{ A},$ N-Ch Q_q Total Gate Charge 19.8 28 nC $V_{GS} = 4.5 \text{ V}$ P-Ch 20 28 \mathbf{Q}_{gs} N-Ch 2 nC Gate-Source Charge $V_{DS} = -5 V$, $I_{D} = -4 A$, P-Ch 2.8 Q_{gd} $V_{GS} = -5 \text{ V}$ Gate-Drain Charge N-Ch 6.3 nC P-Ch 3.2 DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS N-Ch Is Maximum Continuous Drain-Source Diode Forward Current 1.3 P-Ch -1.3 Α $V_{GS} = 0 \text{ V}, I_{S} = 1.3 \text{ A} \text{ (Note 2)}$ V_{SD} Drain-Source Diode Forward Voltage N-Ch 1.2 ٧ 0.68 $V_{gs} = 0 \text{ V}, I_{s} = -1.3 \text{ A} \text{ (Note 2)}$ P-Ch -0.7 -1.2

Notes:

1. R_{p.v.} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{p.v.} is guaranteed by design while R_{p.v.} is determined by the user's board design.





b. 125°C/W on a 0.02 in²




c. 135°C/W on a 0.003 in² pad of 2oz copper.

Scale 1: 1 on letter size paper

2. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2.0%..

Typical Electrical Characteristics: N-Channel




1.0 D D AN CURRENT (A)

1.0 D D AN CURRENT (A)

1.0 D D AN CURRENT (A)

Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.






Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage
Variation with Source Current
and Temperature.

Typical Electrical Characteristics: N-Channel (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Electrical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.





Figure 16. Body Diode Forward Voltage
Variation with Source Current
and Temperature.

Typical Electrical Characteristics: P-Channel (continued)







Figure 17. Gate Charge Characteristics.

Figure 18. Capacitance Characteristics.






Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.









Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1. Transient thermalresponse will change depending on the circuit board design.









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 E^2CMOS^{TM} PowerTrenchTM PFACTTM QFETTM

FACT Quiet SeriesTM QFETTM

 $\begin{array}{lll} {\sf FAST}^{\circledcirc} & {\sf Quiet\ Series^{\sf TM}} \\ {\sf FASTr^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}3} \\ {\sf GTO^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}6} \\ {\sf HiSeC^{\sf TM}} & {\sf SuperSOT^{\sf TM}\text{--}8} \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.