

February 2007

# FDMS2572 N-Channel UltraFET Trench $^{(\!R\!)}$ MOSFET 150V, 27A, 47m $_{\Omega}$

## **Features**

- Max  $r_{DS(on)}$  = 47m $\Omega$  at  $V_{GS}$  = 10V,  $I_D$  = 4.5A
- Max  $r_{DS(on)}$  = 53m $\Omega$  at  $V_{GS}$  = 6V,  $I_D$  = 4.5A
- Low Miller Charge
- Optimized efficiency at high frequencies
- UIS Capability (Single pulse and Repetitive pulse)
- RoHS Compliant




# **General Description**

UltraFET devices combine characteristics that enable benchmark efficiency in power conversion applications. Optimized for  $r_{DS(on)}$ , low ESR, low total and Miller gate charge, these devices are ideal for high frequency DC to DC converters.

# **Application**

- Distributed Power Architectures and VRMs
- Primary Switch for 24V and 48V Systems
- High Voltage Synchronous Rectifier



# **MOSFET Maximum Ratings** T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Parameter			Units
V <sub>DS</sub>	Drain to Source Voltage			150	V
V <sub>GS</sub>	Gate to Source Voltage			±20	V
	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25°C		27	
I <sub>D</sub>	-Continuous (Silicon limited)	T <sub>C</sub> = 25°C		27	Α
	-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	4.5	
	-Pulsed			30	
D	Power Dissipation	T <sub>C</sub> = 25°C		78	w
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25°C	(Note 1a)	2.5	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature R	ange		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.6	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	C/VV

# **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS2572	FDMS2572	Power 56	13"	12mm	3000 units

# Electrical Characteristics T<sub>J</sub> = 25°C unless otherwise noted **Parameter**

Off Characteristics						
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	150			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, referenced to 25°C		180		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 120V, V <sub>GS</sub> = 0V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA

**Test Conditions** 

Min

2

Тур

Max

Units

# On Characteristics (Note 2)

**Symbol** 

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	3	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, referenced to 25°C		-9.8		mV/°C
		$V_{GS} = 10V, I_D = 4.5A$		36	47	
r <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 6V, I_{D} = 4.5A$		39	53	mΩ
		$V_{GS} = 10V$ , $I_D = 4.5A$ , $T_J = 125$ °C		69	103	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10V, I_D = 4.5A$		14		S

# **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V = 75\( \ \ \ = 0\( \)	1960	2610	pF
Coss	Output Capacitance	$V_{DS} = 75V, V_{GS} = 0V,$ f = 1MHz	130	175	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1-10112	30	45	pF
R <sub>a</sub>	Gate Resistance	f = 1MHz	1.3		Ω

# **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		11	20	ns
t <sub>r</sub>	Rise Time	$V_{DD} = 75V, I_{D} = 1.0A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$	8	16	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	V <sub>GS</sub> - 10V, R <sub>GEN</sub> - 012	38	61	ns
t <sub>f</sub>	Fall Time		31	50	ns
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$ $V_{DD} = 75V$	31	43	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	I <sub>D</sub> = 4.5A	9		nC
$Q_{gd}$	Gate to Drain "Miller" Charge		7		nC

# **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = 2.2A (Note 2)	0.7	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>E</sub> = 4.5A, di/dt = 100A/μs	67	101	ns
Q <sub>rr</sub>	Reverse Recovery Charge	η <sub>F</sub> = 4.5A, αιναί = 100Ανμs	130	195	nC

#### Notes:

<sup>1:</sup>  $R_{\theta,JA}$  is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.



a.50°C/W when mounted on a 1 in $^2$  pad of 2 oz copper



b. 125°C/W when mounted on a minimum pad of 2 oz copper

2: Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

# **Typical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On - Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Ambient Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation








Figure 13. Transient Thermal Response Curve





- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. TERMINALS 5,6,7 AND 8 ARE TIED TO THE EXPOSED PADDLE

# MLP08GrevD

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT Quiet Series <sup>TM</sup>	$OCX^{TM}$	SILENT SWITCHER®	UniFET™
ActiveArray <sup>TM</sup>	GlobalOptoisolator™	OCXPro™	SMART STARTTM	VCXTM
Bottomless <sup>TM</sup>	GTO <sup>TM</sup>	OPTOLOGIC®	SPM <sup>TM</sup>	WireTM
Build it Now <sup>TM</sup>	HiSeC <sup>TM</sup>	OPTOPLANAR <sup>TM</sup>	Stealth <sup>TM</sup>	
CoolFET <sup>TM</sup>	$I^2C^{TM}$	PACMANTM	SuperFETTM	
$CROSSVOLT^{TM}$	$i$ - $Lo^{TM}$	$POP^{TM}$	SuperSOTTM-3	
$DOME^{TM}$	ImpliedDisconnect™	Power247 <sup>TM</sup>	SuperSOTTM-6	
EcoSPARK <sup>TM</sup>	IntelliMAXTM	PowerEdge <sup>TM</sup>	SuperSOTTM-8	
$E^2CMOS^{TM}$	ISOPLANAR™	PowerSaver <sup>TM</sup>	SyncFETTM	
EnSigna <sup>TM</sup>	LittleFET <sup>TM</sup>	PowerTrench <sup>®</sup>	TCM <sup>TM</sup>	
$FACT^{\mathbb{R}}$	MICROCOUPLER™	QFET <sup>®</sup>	TinyBoost <sup>TM</sup>	
$FAST^{ ext{ ext{ ext{$\mathbb{R}}}}}$	MicroFET <sup>TM</sup>	$QS^{TM}$	TinyBuck <sup>TM</sup>	
FASTr <sup>TM</sup>	MicroPak <sup>TM</sup>	QT Optoelectronics <sup>TM</sup>	TinyPWM <sup>TM</sup>	
FPSTM	MICROWIRE <sup>TM</sup>	Quiet Series <sup>TM</sup>	TinyPower <sup>TM</sup>	
FRFET™	MSX™	RapidConfigure™	TinyLogic <sup>®</sup>	
	MSXPro™	RapidConnect™	$TINYOPTO^{TM}$	
Across the board. Around	the world.™	μSerDes™	TruTranslation <sup>TM</sup>	
The Power Franchise®		ScalarPump™	UHC <sup>®</sup>	
Programmable Active Dro	oop <sup>TM</sup>		1 To	

#### DISCLAIMER

PAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev 122