

FDD6680AS

30V N-Channel PowerTrench® SyncFET[™] General Description


The FDD6680AS is designed to replace a single MOSFET and Schottky diode in synchronous DC:DC power supplies. This 30V MOSFET is designed to maximize power conversion efficiency, providing a low $R_{\rm DS(ON)}$ and low gate charge. The FDD6680AS includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology. The performance of the FDD6680AS as the low-side switch in a synchronous rectifier is indistinguishable from the performance of the FDD6680A in parallel with a Schottky diode.


Applications

- DC/DC converter
- · Low side notebook

Features

- 55 A, 30 V $R_{DS(ON)} \ max = 10.5 \ m\Omega \ @ \ V_{GS} = 10 \ V$ $R_{DS(ON)} \ max = 13.0 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$
- Includes SyncFET Schottky body diode
- Low gate charge (21nC typical)
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS(ON)}}$
- · High power and current handling capability





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	r	Ratings	Unit s
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current - Continuous	(Note 3)	55	А
	- Pulsed	(Note 1a)	100	
P _D	Power Dissipation	(Note 1)	60	W
		(Note 1a)	3.1	
		(Note 1b)	1.3	
T_J,T_STG	Operating and Storage Junction Tem	perature Range	−55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	2.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDD6680AS	FDD6680AS	13"	16mm	2500 units
FDD6680AS	FDD6680AS_NL (Note 4)	13"	16mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings (No		<u> </u>	71		
	Drain-Source Avalanche Energy	Single Pulse, V _{DD} = 15 V,		54	205	ml
W _{DSS}	6,7	I _D =13.5A		34		mJ
I _{AR}	Drain-Source Avalanche Current				13.5	Α
Off Char	acteristics					,
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	30			V
<u>∆BV_{DSS}</u>	Breakdown Voltage Temperature	I _D = 1 mA, Referenced to 25°C		29		mV/°C
ΔT_{J}	Coefficient					
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			500	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			±100	nA
On Chara	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	1	1.4	3	V
$\Delta V_{GS(th)}$	Gate Threshold Voltage	I _D = 1 mA, Referenced to 25°C		-3		mV/°(
ΔT _J	Temperature Coefficient	V 40.V L 40.5 A	48	0.0	40.5	
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V}, \qquad I_{D} = 12.5 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \qquad I_{D} = 10 \text{ A}$	10	8.6 10.3	10.5 13.0	mΩ
	- Cir redictaries	$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}, T_J = 125 ^{\circ}\text{C}$	-	12.5	16.0	
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	50			Α
g _{FS}	Forward Transconductance	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 12.5 \text{ A}$		44		S
	Characteristics			<u>l</u>	l	ı
Dynamic	Characteristics		1	1	1	
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V},$ $V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		1200		pF
Coss	Output Capacitance			350		pF
C _{rss}	Reverse Transfer Capacitance			120		pF
R_G	Gate Resistance	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$		1.6		Ω
		V _{GS} = 15 mV, f = 1.0 MHz		1.6		Ω
Switchin	Gate Resistance g Characteristics (Note 2) Turn-On Delay Time	V _{GS} = 15 mV, f = 1.0 MHz		1.6	20	Ω
Switchin t _{d(on)}	g Characteristics (Note 2)				20	1
Switchin	g Characteristics (Note 2) Turn-On Delay Time	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$ $V_{DD} = 15 \text{ V}, I_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		10		ns
Switchin t _{d(on)} t _r	g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		10	12	ns ns
Switchin t _{d(on)} t _r t _{d(off)}	g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		10 6 28	12 45	ns ns ns
Switchin td(on) tr td(off) tf td(on)	g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	V_{DD} = 15 V, I_{D} = 1 A, V_{GS} = 10 V, R_{GEN} = 6 Ω		10 6 28 12	12 45 22	ns ns ns
Switchin td(on) tr td(off) tf td(on)	g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		10 6 28 12 14	12 45 22 25	ns ns ns ns
Switchin td(on) tr td(off) tt td(on) tr td(off) tt td(on) tr td(on)	g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Delay Time Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		10 6 28 12 14 13	12 45 22 25 23	ns ns ns ns
Switchin td(on) tr tt td(off) tf td(on) tf td(on) tt td(on) tr	g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Delay Time Turn-On Rise Time Turn-On Rise Time Turn-Off Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		10 6 28 12 14 13 20	12 45 22 25 23 32	ns ns ns ns ns ns
Switchin td(on) tr tt td(off) tt td(on) tt td(off) tt td(on)	g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Delay Time Turn-Off Fall Time	$V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		10 6 28 12 14 13 20	12 45 22 25 23 32 20	ns ns ns ns ns ns ns ns
Switchin tdo(on) tr tdo(off) tdo(on) tr tdo(on) tr tdo(on) tr tdo(off) tdo(off) tdo(off) tdo(off) tdo(off)	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Rise Time Turn-On Delay Time Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-Off Fall Time Total Gate Charge at Vgs=10V	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		10 6 28 12 14 13 20 11	12 45 22 25 23 32 20 29	ns
Switchin td(on) tr td(off) tf td(on) tr td(on) tr td(on) tr tq Qg(TOT)	g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Delay Time Turn-On Rise Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge at Vgs=10V Total Gate Charge at Vgs=5V	$V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		10 6 28 12 14 13 20 11 21	12 45 22 25 23 32 20 29	ns ns ns ns ns ns ns nc nc
Switchin td(on) tr td(off) tr td(off) tr td(off) tr dd(off) tq dq(off) dq dq(TOT) Qq Qqd	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Rise Time Turn-On Delay Time Turn-On Rise Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-Off Fall Time Total Gate Charge at Vgs=10V Total Gate Charge at Vgs=5V Gate-Source Charge Gate-Drain Charge	$V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_D = 12.5 \text{ A}$		10 6 28 12 14 13 20 11 21 11 3	12 45 22 25 23 32 20 29	ns ns ns ns ns ns nc nc nC
Switchin t _{d(on)} t _r t _{d(off)} t _t t _{d(off)} t _t t _{d(off)} t _t c _{d(off)}	g Characteristics (Note 2) Turn-On Delay Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Rise Time Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge at Vgs=10V Total Gate Charge at Vgs=5V Gate-Source Charge Gate-Drain Charge	$V_{DD}=15~V, \qquad I_D=1~A,$ $V_{GS}=10~V, \qquad R_{GEN}=6~\Omega$ $V_{DD}=15~V, \qquad I_D=1~A,$ $V_{GS}=4.5~V, \qquad R_{GEN}=6~\Omega$ $V_{DD}=15~V, \qquad I_D=12.5~A$ and Maximum Ratings		10 6 28 12 14 13 20 11 21 11 3	12 45 22 25 23 32 20 29 15	ns ns ns ns ns ns ns ns nc nc nc
Switchin	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Rise Time Turn-On Delay Time Turn-On Rise Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-Off Fall Time Total Gate Charge at Vgs=10V Total Gate Charge at Vgs=5V Gate-Source Charge Gate-Drain Charge	$V_{DD}=15~V, \qquad I_D=1~A,$ $V_{GS}=10~V, \qquad R_{GEN}=6~\Omega$ $V_{DD}=15~V, \qquad I_D=1~A,$ $V_{GS}=4.5~V, \qquad R_{GEN}=6~\Omega$ $V_{DD}=15~V, \qquad I_D=12.5~A$ and Maximum Ratings		10 6 28 12 14 13 20 11 21 11 3	12 45 22 25 23 32 20 29	ns ns ns ns ns ns nc nC nC
Switchin t _{d(on)} t _r t _{d(off)} t _t t _{d(off)} t _t t _{d(off)} t _t c _{d(off)}	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Rise Time Turn-On Rise Time Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-Off Fall Time Total Gate Charge at Vgs=10V Total Gate Charge at Vgs=5V Gate-Source Charge Gate-Drain Charge Durce Diode Characteristics Maximum Continuous Drain-Source	$V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_D = 12.5 \text{ A}$ Sand Maximum Ratings are Diode Forward Current		10 6 28 12 14 13 20 11 21 11 3 4	12 45 22 25 23 32 20 29 15	ns ns ns ns ns ns nc nC nC
Switchin	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-On Rise Time Turn-On Delay Time Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Turn-Off Fall Time Total Gate Charge at Vgs=10V Total Gate Charge at Vgs=5V Gate-Source Charge Gate-Drain Charge Durce Diode Characteristics Maximum Continuous Drain-Source Drain-Source Diode Forward	$V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DD} = 15 \text{ V}, \qquad I_D = 12.5 \text{ A}$ Sand Maximum Ratings be Diode Forward Current $V_{GS} = 0 \text{ V}, \qquad I_S = 4.4 \text{ A} \qquad (\text{Note 2})$		10 6 28 12 14 13 20 11 21 11 3 4	12 45 22 25 23 32 20 29 15	ns ns ns ns ns ns nc nC nC

Electrical Characteristics

 $T_{\Delta} = 25$ °C unless otherwise noted

1. R_{0,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) $R_{\theta,JA} = 40^{\circ}\text{C/W}$ when mounted on a 1in^2 pad of 2 oz copper



b) $R_{\theta JA} = 96^{\circ}C/W$ when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu\text{s},$ Duty Cycle < 2.0%

3. Maximum current is calculated as:

 $\label{eq:power_power} \text{where P}_{D} \text{ is maximum power dissipation at } T_{C} = 25^{\circ}\text{C} \text{ and } R_{DS(on)} \text{ is at } T_{J(max)} \text{ and } V_{GS} = 10V. \quad \text{Package current limitation is } 21\text{A} \text{ and } V_{GS} = 10\text{A} \text{ and } V_{GS} =$ A TOTAL OF THE PROPERTY OF THE

4. FDD6680AS_NL is a lead free product. The FDD6680AS_NL marking will appear on the reel label.



Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics (continued)







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

Typical Characteristics (continued)

SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDD6680AS.




Figure 12. FDD6680AS SyncFET body diode reverse recovery characteris

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDD6680).




Figure 13. Non-SyncFET (FDD6680) body diode reverse recovery characteristic.

Schottky barrie diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.


Typical Characteristics



BV_{DSS}
V_{DS}
V_{DD}
V_{DD}

Figure 12. Unclamped Inductive Load Test Circuit

Figure 13. Unclamped Inductive Waveforms







Figure 14. Gate Charge Test Circuit

Figure 15. Gate Charge Waveform






Figure 16. Switching Time Test Circuit

Figure 17. Switching Time Waveforms

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

4	ACEx™	FAST®	IntelliMAX™	POP™	SPM™
,	ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
-	Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
(CoolFET™	FRFET™	$MICROCOUPLER^{TM}$	PowerSaver™	SuperSOT™-3
	CROSSVOLT™	GlobalOptoisolator™	MicroFET™	PowerTrench®	SuperSOT™-6
-	DOME™	GTO™ .	MicroPak™	QFET®	SuperSOT™-8
	EcoSPARK™	HiSeC™	MICROWIRE™	QS^{TM}	SyncFET™
	E ² CMOS TM	I ² C TM	MSX TM	QT Optoelectronics™	TinyLogic [®]
	EnSigna™	<i>i-</i> Lo [™]	MSXPro™	Quiet Series™	TINYOPTO™
	FACT™	ImpliedDisconnect™	OCX^{TM}	RapidConfigure™	TruTranslation™
FACT Quiet Series [™]		OCXPro [™]	RapidConnect™	UHC™	
Across the board. Around the world.™		OPTOLOGIC®	μSerDes™	UltraFET [®]	
Acioss the board. Albund the World.		OPTOPLANAR™	SILENT SWITCHER®	UniFET™	
Programmable Active Droop™		PACMAN™	SMART START™	VCX^{TM}	
r rogrammable Active Droop					

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I15