

FDG6332C

20V N & P-Channel PowerTrench® MOSFETs

General Description

The N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive TSSOP-8 and SSOP-6 packages are impractical.

Applications


- DC/DC converter
- Load switch
- LCD display inverter


Features

• Q1 0.7 A, 20V. $R_{DS(ON)} = 300 \text{ m}\Omega \text{ @ V}_{GS} = 4.5 \text{ V}$ $R_{DS(ON)} = 400 \text{ m}\Omega \text{ @ V}_{GS} = 2.5 \text{ V}$

• **Q2** -0.6 A, -20V. $R_{DS(ON)} = 420$ $m\Omega$ @ $V_{GS} = -4.5$ V $R_{DS(ON)} = 630$ $m\Omega$ @ $V_{GS} = -2.5$ V

- · Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}
- SC70-6 package: small footprint (51% smaller than SSOT-6); low profile (1mm thick)





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Q1	Q2	Units	
V_{DSS}	Drain-Source Voltage		20	-20	V
V _{GSS}	Gate-Source Voltage		±12	±12	V
I _D	Drain Current - Continuous	(Note 1)	0.7	-0.6	Α
	– Pulsed		2.1	-2	
P _D	Power Dissipation for Single Operation (Note 1)		0	W	
T _J , T _{STG}	Operating and Storage Junction Temperate	–55 to	°C		

Thermal Characteristics

R_{BJA} Thermal Resistance, Junction-to-Ambient (Note 1) 415 °C/W

Package Marking and Ordering Information

Device Marking Device		Reel Size	Tape width	Quantity	
.32	FDG6332C	7"	8mm	3000 units	

Symbol	Parameter		Test Conditions	Min	Тур	Max	Units	
Off Char	acteristics		•					
BV _{DSS}	Drain-Source Breakdown Volta	ge	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	Q1	20			V
ΔBVDSS	Breakdown Voltage Temperatur	.e	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$ $I_{D} = 250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$	Q2 Q1	-20	14		mV/°C
<u>Δ</u> Τ _J	Coefficient		$I_D = -250 \mu A$, Ref. to $25^{\circ}C$	Q2		-14		11177
I _{DSS}	Zero Gate Voltage Drain Currer	nt	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V} $ $V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2			1 –1	μΑ
I _{GSSF} /I _{GSSR}	Gate-Body Leakage, Forward		$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA	
I _{GSSF} /I _{GSSR}	Gate-Body Leakage, Reverse		$V_{GS} = \pm 12V$, $V_{DS} = 0 V$				±100	nA
On Char	acteristics (Note 2)							
V _{GS(th)}	Gate Threshold Voltage	Q1	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		0.6	1.1	1.5	V
(-)		Q2	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		-0.6	-1.2	-1.5	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	Q1	I _D = 250 μA,Ref. To 25°C			-2.8		mV/°C
ΔT _J	Temperature Coefficient	Q2	$I_D = -250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$			3		
$R_{DS(on)}$	Static Drain-Source	Q1	$V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{ A}$	_ <	3	180	300	$m\Omega$
	On–Resistance		$V_{GS} = 2.5 \text{ V}, I_D = 0.6 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{A}, T_J = 12$	25°C	JEA	293	400 442	
		00	$V_{GS} = -4.5 \text{ V}, I_D = -0.6 \text{ A}$.J C	-17	300	420	
		Q2	$V_{GS} = -4.5 \text{ V}, I_D = -0.6 \text{ A}$ $V_{GS} = -2.5 \text{ V}, I_D = -0.5 \text{ A}$	J.	-	470	630	
			$V_{GS}=-4.5 \text{ V}, I_D=-0.6 \text{ A}, T_J=12$	25°C		400	700	
g FS	Forward Transconductance	Q1	$V_{DS} = 5 \text{ V}$ $I_{D} = 0.7 \text{ A}$			2.8		S
-		Q2	$V_{DS} = -5 \text{ V}$ $I_{D} = -0.6 \text{A}$			1.8		
I _{D(on)}	On-State Drain Current	Q1	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$		1			Α
(,		Q2	$V{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$		-2			
Dynamic	Characteristics							
C _{iss}	Input Capacitance	Q1	V _{DS} =10 V, V _{GS} = 0 V, f=1.0Mł	Hz		113		pF
Ciss	input Capacitance	Q2	V_{DS} =-10 V, V $_{GS}$ = 0 V, f=1.0M			114		рг
C _{oss}	Output Capacitance	Q1	V_{DS} =10 V, V $_{GS}$ = 0 V, f=1.0Mł			34		pF
Coss	Output Capacitance		V_{DS} =-10 V, V $_{GS}$ = 0 V, f=1.0M					ρг
0	Davis Transfer Consistence	Q2	V _{DS} =10 V, V _{GS} = 0 V, f=1.0M			24		
C_{rss}	Reverse Transfer Capacitance	Q1	$V_{DS}=10 \text{ V}, V_{GS}=0 \text{ V}, I=1.0\text{M}$ $V_{DS}=-10 \text{ V}, V_{GS}=0 \text{ V}, f=1.0\text{N}$			16		pF
		Q2	V _{DS} =-10 V, V _{GS} = 0 V, I=1.01V	/ΙΠΖ		9		
Switchin	g Characteristics (Note 2)	ı	T		,		•	
$t_{d(on)}$	Turn-On Delay Time	Q1	For Q1 :			5	10	ns
		Q2	$V_{DS} = 10 \text{ V}, I_{D} = 1 \text{ A}$			5.5	11	
t _r	Turn-On Rise Time	Q1	V_{GS} = 4.5 V, R_{GEN} = 6 Ω			7	15	ns
		Q2	For Q2 : V _{DS} =–10 V, I _D = –1 A			14	25	
$t_{d(off)}$	Turn-Off Delay Time	Q1	$V_{GS} = -10 \text{ V}, I_D = -1 \text{ A}$ $V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$			9	18	ns
	T 0# Fall T'	Q2	35 - , - GLIN - 22			6	12	
t _f	Turn-Off Fall Time	Q1	1			1.5	3	ns
0	Total Cata Charge	Q2				1.7	3.4 1.5	r.C
Q_g	Total Gate Charge	Q1 Q2	For Q1 : V _{DS} =10 V, I _D = 0.7 A			1.4	2	nC
0	Gate-Source Charge	Q1	$V_{GS} = 10 \text{ V}, I_D = 0.7 \text{ A}$ $V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$			0.24		nC
Q_{gs}	Gale-Source Charge	Q2	For Q2 :			0.24		110
O	Gate-Drain Charge	Q1	$V_{DS} = -10 \text{ V}, I_{D} = -0.6 \text{ A}$			0.3		nC
Q_{gd}	Gate-Diail Charge	Q2	V_{GS} = -4.5 V, R_{GEN} = 6 Ω		-	0.3		110

Electrical Characteristics T _A = 25°C unless otherwise noted								
Symbol	Parameter		Test Conditions	Min	Тур	Max	Units	
Drain-Source Diode Characteristics and Maximum Ratings								
Is	Maximum Continuous Drain–Source Diode Forward Current Q1						0.25	Α
	Q2 -0.25							
V_{SD}	Drain-Source Diode Forward	Q1	$V_{GS} = 0 \text{ V}, I_{S} = 0.25 \text{ A}$	(Note 2)		0.74	1.2	V
	Voltage		$V_{GS} = 0 \text{ V}, I_{S} = -0.25 \text{ A}$	(Note 2)		-0.77	-1.2	

Notes:

- 1. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BJA} is determined by the user's board design. R_{BJA} = 415°C/W when mounted on a minimum pad of FR-4 PCB in a still air environment.
- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%



Typical Characteristics: N-Channel





Figure 1. On-Region Characteristics.









Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: N-Channel







Figure 7. Gate Charge Characteristics.









Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel



1.8


NOBMALIZED

ORANA LIZED

O

Figure 11. On-Region Characteristics.









Figure 13. On-Resistance Variation with Temperature.

Figure 14. On-Resistance Variation with Gate-to-Source Voltage.







Figure 15. Transfer Characteristics.

Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: P-Channel






Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT Quiet Series™ LittleFET™ Power247™ SuperSOT™-6 $Active Array^{\mathsf{TM}}$ MICROCOUPLER™ PowerTrench® SuperSOT™-8 **FAST®** QFET® Bottomless™ SyncFET™ FASTr™ MicroFET™ QS^{TM} CoolFET™ $\mathsf{FRFET}^{\mathsf{TM}}$ TinyLogic[®] MicroPak™ $TINYOPTO^{TM}$ CROSSVOLT™ QT Optoelectronics™ GlobalOptoisolator™ MICROWIRE™ $\mathsf{DOME}^{\mathsf{TM}}$ TruTranslation™ Quiet Series™ GTO™ MSX^{TM} UHC™ EcoSPARK™ HiSeC™ MSXPro™ RapidConfigure™ I^2C^{TM} E²CMOSTM OCX^{TM} RapidConnect™ UltraFET® SILENT SWITCHER® VCX^{TM} EnSigna™ $OCXPro^{TM}$ ImpliedDisconnect™ $\mathsf{FACT}^{\mathsf{TM}}$ SMART START™ ISOPLANAR™ OPTOLOGIC® SPM™ **OPTOPLANAR™** Across the board. Around the world.™ PACMAN™ Stealth™

The Power Franchise™ РОРТМ SuperSOT™-3 Programmable Active Droop™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTENAPPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.				