

January 2007

FDS6675

SOT-23

Single P-Channel, Logic Level, PowerTrench™ MOSFET

General Description


This P-Channel Logic Level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.


These devices are well suited for notebook computer applications: load switching and power management, battery charging circuits, and DC/DC conversion.

Features

- -11 A, -30 V. R $_{\rm DS(ON)}$ = 0.014 Ω @ V $_{\rm GS}$ = -10 V, R $_{\rm DS(ON)}$ = 0.020 Ω @ V $_{\rm GS}$ = -4.5 V.
- Low gate charge (30nC typical).
- High performance trench technology for extremely low RDS(ON).
- High power and current handling capability.









Absolute Maximum Ratings $T_A = 25^{\circ}\text{C}$ unless otherwise noted

Symbol	Parameter	FDS6675	Units
V _{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	±20	V
D	Drain Current - Continuous (Note 1a)	-11	А
	- Pulsed	-50	
)	Power Dissipation for Single Operation (Note 1a)	2.5	W
	(Note 1b)	1.2	
	(Note 1c)	1	
Γ_{J} , T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C
THERMA	L CHARACTERISTICS		·
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	°C/W
R _{euc}	Thermal Resistance, Junction-to-Case (Note 1)	25	°C/W

ymbol	Parameter	Conditions	Min	Тур	Max	Units
FF CHAR	ACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \ I_D = -250 \ \mu\text{A}$	-30			V
BV _{DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-22		mV/°C
OSS	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, \ V_{GS} = 0 \text{ V}$			-1	μA
		$T_J = 55$ °C			-10	μA
SSF	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
SSR	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
N CHARA	CTERISTICS (Note 2)	<u> </u>		•	•	l.
GS(th)	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-1	-1.7	-3	V
$V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	I _D =250 μA, Referenced to 25 °C		4.3		mV/°C
DS(ON)	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_{D} = -11 \text{ A}$		0.011	0.014	Ω
		T _J =125°C		0.016	0.023	
		$V_{GS} = -4.5 \text{ V}, I_{D} = -9 \text{ A}$		0.015	0.02	
(ON)	On-State Drain Current	$V_{GS} = -10 \text{ V}, \ V_{DS} = -5 \text{ V}$	-50			Α
FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_{D} = -11 \text{ A}$		32		S
YNAMIC (CHARACTERISTICS	7c 34	0	•	•	
iss	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{DS} = -17 \text{ V}$ $V_{DS} = -15 \text{ V}, V_{DS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$	M. T.	3000		pF
oss	Output Capacitance	t = 1.0 MHz		870		рF
rss	Reverse Transfer Capacitance	CO.		360		pF
WITCHING	CHARACTERISTICS (Note 2)	1	•			
l(on)	Turn - On Delay Time	$V_{DS} = -15 \text{ V}, \ I_{D} = -1 \text{ A}$		12	22	ns
	Turn - On Rise Time	$V_{GEN} = -10 \text{ V}, R_{GEN} = 6 \Omega$		16	27	ns
(off)	Turn - Off Delay Time			50	80	ns
	Turn - Off Fall Time			100	140	ns
g	Total Gate Charge	$V_{DS} = -15 \text{ V}, \ I_{D} = -11 \text{ A},$		30	42	nC
gs	Gate-Source Charge	V _{GS} = -5 V		9		nC
gd	Gate-Drain Charge			11		nC
RAIN-SOL	IRCE DIODE CHARACTERISTICS AND MAXIN	IUM RATINGS				
i	Maximum Continuous Drain-Source Diode Forward Current				-2.1	Α
, SD	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -2.1 A (Note 2)		-0.72	-1.2	V

^{1.} R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design.








2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

Typical Electrical Characteristics








Figure 1. On-Region Characteristics.









Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Electrical Characteristics (continued)







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEXTM ActiveArrayTM BottomlessTM Build it NowTM CoolFETTM CROSSVOLTTM DOMETM ECOSPARKTM E ² CMOSTM EnSignaTM FACT® FASTTM FRSTM FRFETTM	FACT Quiet Series TM GlobalOptoisolator TM GTO TM HiSeC TM I ² C TM <i>i-Lo</i> TM ImpliedDisconnect TM IntelliMAX TM ISOPLANAR TM LittleFET TM MICROCOUPLER TM MicroFET TM MicroPak TM MICROWIRE TM MSX TM	OCXTM OCXPro TM OPTOLOGIC® OPTOPLANAR TM PACMAN TM POPTM Power247 TM PowerEdge TM PowerSaver TM PowerTrench® QFET® QS TM QT Optoelectronics TM Quiet Series TM RapidConfigure TM	SILENT SWITCHER® SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TCM™ TinyBoost™ TinyBuck™ TinyPWM™ TinyPWM™ TinyPower™ TinyLogic®	UniFET™ VCX™ Wire™
Across the board. Aroun	MSXPro™	RapidConnect™ µSerDes™	TINYOPTO™ TruTranslation™	
The Power Franchise® Programmable Active Dr		ScalarPump™	UHC®	

DISCLAIMER

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE
APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS
PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S
WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

EIFE SUPPORT FOLIATION FOR THE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev 122