

October 2003 Revised January 2004

## FIN3385 • FIN3383 Low Voltage 28-Bit Flat Panel Display Link Serializers

### **General Description**

The FIN3385 and FIN3383 transform 28 bit wide parallel LVTTL (Low Voltage TTL) data into 4 serial LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data steam over a separate LVDS link. Every cycle of transmit clock 28 bits of input LVTTL data are sampled and transmitted.

These chipsets are an ideal solution to solve EMI and cable size problems associated with wide and high-speed TTI interfaces

### **Features**

- Low power consumption
- 20 MHz to 85 MHz shift clock support
- ±1V common-mode range around 1.2V
- Narrow bus reduces cable size and cost
- High throughput (up to 2.38 Gbps throughput)
- Internal PLL with no external component
- Compatible with TIA/EIA-644 specification
- Devices are offered in 48- and 56-lead TSSOP packages

### **Ordering Code:**

Order Number	Package Number	Package Description					
FIN3383MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					
FIN3385MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

TABLE 1. Display Panel Link Serializers/De-Serializers Chip Matrix

	Part	CLK Frequency	LVTTL IN	LVDS OUT	Package
1	FIN3385	85	28	4	56 TSSOP
	FIN3383	66	28	4	56 TSSOP

### **Block Diagram**

### Functional Diagram for FIN3385 and FIN3383



## **Pin Descriptions**

Pin Names	I/O Type	Number of Pins	Description of Signals		
TxIn	I	28/21	LVTTL Level Inputs		
TxCLKIn	I	1	LVTTL Level Clock Input The rising edge is for data strobe.		
TxOut+	0	4/3	Positive LVDS Differential Data Output		
TxOut-	0	4/3	Negative LVDS Differential Data Output		
TxCLKOut+	0	1	Positive LVDS Differential Clock Output		
TxCLKOut-	0	1	Negative LVDS Differential Clock Output		
R_FB	I	1	Rising Edge Clock (HIGH), Falling Edge Clock (LOW)		
PwrDn	I	1	LVTTL Level Power-Down Input Assertion (LOW) puts the outputs in High Impedance state.		
PLL V <sub>CC</sub>	I	1	Power Supply Pin for PLL		
PLL GND	I	2	Ground Pins for PLL		
LVDS V <sub>CC</sub>	I	1	Power Supply Pin for LVDS Outputs		
LVDS GND	I	3	Ground Pins for LVDS Outputs		
V <sub>CC</sub>	I	3	Power Supply Pins for LVTTL Inputs		
GND	I	5	Ground pins for LVTTL Inputs		
NC			No Connect		

### **Connection Diagram**

#### 56 Vcc - TxIn4 55 TxIn5 TxIn6 - GND TxIn7 GND TxIn8 TxIn27 TxIn9 -TxIn10 -- TxO ut 0-Vcc -— TxOut 0+ — TxOut 1-TxIn 11 47 TxIn12 45 - TxOut 1+ TxIn13 -44 LVDS VCC 43 LVDS GND GND -TxIn14 42 - TxOut 2-TxIn15 41 — TxOut 2+ 40 — TxCLKOut-TxIn16 R\_FB -39 - TxCLKOut+ TxIn 17 18 38 — TxOut3-37 — TxOut3+ TxIn 18 -TxIn19 36 LVDS GND GND -35 — PLL GND 34 — PLL VCC 33 — PLL GND TxIn 20 -TxIn21 -23 TxIn22 -32 — PwrDn 31 — TxCLKIn TxIn23 — 25 vcc -30 - TxIn26 TxIn24 -29 - GND TxIn25

## Truth Table

	Inputs	Outputs		
TxIn	TxCLKIn	PwrDn (Note 1)	TxOut±	TxCLKOut±
Active	Active	Н	L/H	L/H
Active	L/H/Z	Н	L/H	X (Note 2)
F	Active	Н	L	L/H
F	F	Н	L	X (Note 2)
Х	Х	L	Z	Z

- H = HIGH Logic Level
- L = LOW Logic Level
  X = Don't Care
  Z = High Impedance
  F = Floating

Note 1: The outputs of the transmitter or receiver will remain in a High Impedance state until  $\rm V_{\rm CC}$  reaches 2V.

Note 2: TxCLKOut± will settle at a free running frequency when the part is powered up, PwrDn is HIGH and the TxCLKIn is a steady logic level (L/H/Z).

### Absolute Maximum Ratings(Note 3)

Power Supply Voltage (V<sub>CC</sub>) -0.3V to +4.6V TTL/CMOS Input/Output Voltage -0.5V to +4.6V LVDS Input/Output Voltage -0.3V to +4.6V

LVDS Output Short Circuit Current (I<sub>OSD</sub>) Continuous

Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Maximum Junction Temperature (T<sub>.I</sub>) 150°C

Lead Temperature  $(T_L)$ 

(Soldering, 4 seconds) 260°C

ESD Rating (HBM, 1.5 k $\Omega$ , 100 pF)

I/O to GND >10.0 kV

All Pins >6.5 kV ESD Rating (MM,  $0\Omega$ , 200 pF) >400 V

# Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ ) 3.0V to 3.6V Operating Temperature ( $T_A$ )(Note 3)  $-10^{\circ}$ C to  $+70^{\circ}$ C

Maximum Supply Noise Voltage

 $(V_{CCNPP})$  100 mV<sub>P-P</sub> (Note 4)

Note 3: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

cations.

**Note 4:** 100mV  $V_{CC}$  noise should be tested for frequency at least up to 2 MHz. All the specification below should be met under such a noise.

#### **DC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified. (Note 5)

Symbol	Parameter Test Co		ns	Min	Тур	Max	Units
Transmitt	er LVTTL Input Characteristics		4.	10	-		
V <sub>IH</sub>	Input High Voltage		SE ST	2.0	(1)	V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low Voltage	- Sc	1	GND	Acres 1	0.8	V
V <sub>IK</sub>	Input Clamp Voltage	$I_{IK} = -18 \text{ mA}$	~	10	-0.79	-1.5	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0.4V to 4.6V	07.		1.8	10.0	μА
		V <sub>IN</sub> = GND		-10.0	0		μΛ
Transmitt	er LVDS Output Characteristics (Note 6)						
V <sub>OD</sub>	Output Differential Voltage			250	TBD	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change from Differential LOW-to-HIGH	$R_L = 100 \ \Omega$ , See Figure 1				35.0	mV
Vos	Offset Voltage			1.125	1.25	1.375	V
ΔV <sub>OS</sub>	Offset Magnitude Change from Differential LOW-to-HIGH						mV
Ios	Short Circuit Output Current	V <sub>OUT</sub> = 0V			-3.5	-5.0	mA
I <sub>OZ</sub>	Disabled Output Leakage Current	$DO = 0V$ to 4.6V, $\overline{PwrDn} = 0V$			±1.0	±10.0	μΑ
Transmitt	er Supply Curre <mark>nt</mark>						
I <sub>CCWT</sub>	28:4 Transmitter Power Supply Current		32.5 MHz		31.0	49.5	
	for Worst Case Pattern (With Load)	$R_L = 100 \Omega$ ,	40.0 MHz		32.0	55.0	mA
	(Note 7)	See Figure 2 66.0 MHz			37.0	60.5	11171
			85.0 MHz		42.0	66.0	
I <sub>CCPDT</sub>	Powered Down Supply Current	PwrDn = 0.8V			10.0	55.0	μΑ
I <sub>CCGT</sub>	28:4 Transmitter Supply Current		32.5 MHz		29.0	41.8	
	for 16 Grayscale (Note 7)	See Figure 11	40.0 MHz		30.0	44.0	mA
		(Note 8)	65.0 MHz		35.0	49.5	IIIA
			85.0 MHz		39.0	55.0	

Note 5: All Typical values are at  $T_A = 25^{\circ}C$  and with  $V_{CC} = 3.3V$ .

Note 6: Positive current values refer to the current flowing into device and negative values means current flowing out of pins. Voltage are referenced to ground unless otherwise specified (except  $\Delta V_{OD}$  and  $V_{OD}$ ).

Note 7: The power supply current for both transmitter and receiver can be different with the number of active I/O channels.

Note 8: The 16-grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical strips across the display.

### **AC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t <sub>TCP</sub>	Transmit Clock Period		11.76	Т	50.0	ns
t <sub>TCH</sub>	Transmit Clock (TxCLKIn) HIGH Time	See Figure 4	0.35	0.5	0.65	Т
t <sub>TCL</sub>	Transmit Clock Low Time		0.35	0.5	0.65	Т
t <sub>CLKT</sub>	TxCLKIn Transition Time (Rising and Failing)	(10% to 90%) See Figure 5	1.0		6.0	ns
t <sub>JIT</sub>	TxCLKIn Cycle-to-Cycle Jitter				3.0	ns
t <sub>XIT</sub>	TxIn Transition Time		1.5		6.0	ns
LVDS Trans	smitter Timing Characteristics				1	U
t <sub>TLH</sub>	Differential Output Rise Time (20% to 80%)	See Figure 2		0.75	1.5	ns
t <sub>THL</sub>	Differential Output Fall Time (80% to 20%)	See Figure 3		0.75	1.5	ns
t <sub>STC</sub>	TxIn Setup to TxCLNIn	Con Figure 4 /6 OF MUID	2.5			ns
t <sub>HTC</sub>	TxIn Holds to TCLKIn	See Figure 4 (f = 85 MHz)	0			ns
t <sub>TPDD</sub>	Transmitter Power-Down Delay	See Figure 7, (Note 9)			100	ns
t <sub>TCCD</sub>	Transmitter Clock Input to Clock Output Delay	$(T_A = 25^{\circ}C \text{ and with } V_{CC} = 3.3V)$			5.5	
	Transmitter Clock Input to Clock Output Delay	See Figure 6	2.8		6.8	ns
Transmitte	Output Data Jitter (f = 40 MHz) (Note 10)		.0		I	
t <sub>TPPB0</sub>	Transmitter Output Pulse Position of Bit 0	.31	-0.25	0	0.25	ns
t <sub>TPPB1</sub>	Transmitter Output Pulse Position of Bit 1	See Figure 9 $a = \frac{1}{f \times 7}$	a-0.25	а	a+0.25	ns
t <sub>TPPB2</sub>	Transmitter Output Pulse Position of Bit 2	1 36 3	2a-0.25	2a	2a+0.25	ns
t <sub>TPPB3</sub>	Transmitter Output Pulse Position of Bit 3	$a = \frac{1}{f \times 7}$	3a-0.25	3a	3a+0.25	ns
t <sub>TPPB4</sub>	Transmitter Output Pulse Position of Bit 4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4a-0.25	4a	4a+0.25	ns
t <sub>TPPB5</sub>	Transmitter Output Pulse Position of Bit 5	130	5a-0.25	5a	5a+0.25	ns
t <sub>TPPB6</sub>	Transmitter Output Pulse Position of Bit 6		6a-0.25	6a	6a+0.25	ns
Transmitte	Output Data Jitter (f = 65 MHz) (Note 10)				I.	
t <sub>TPPB0</sub>	Transmitter Output Pulse Position of Bit 0		-0.2	0	0.2	ns
t <sub>TPPB1</sub>	Transmitter Output Pulse Position of Bit 1	See Figure 9	a-0.2	а	a+0.2	ns
t <sub>TPPB2</sub>	Transmitter Output Pulse Position of Bit 2	a = 1	2a-0.2	2a	2a+0.2	ns
t <sub>TPPB3</sub>	Transmitter Output Pulse Position of Bit 3	$a = {f \times 7}$	3a-0.2	3a	3a+0.2	ns
t <sub>TPPB4</sub>	Transmitter Output Pulse Position of Bit 4		4a-0.2	4a	4a+0.2	ns
t <sub>TPPB5</sub>	Transmitter Output Pulse Position of Bit 5		5a-0.2	5a	5a+0.2	ns
t <sub>TPPB6</sub>	Transmitter Output Pulse Position of Bit 6		6a-0.2	6a	6a+0.2	ns
Transmitte	r Output Data Jitter (f = 85 MHz) (Note 10)					
t <sub>TPPB0</sub>	Transmitter Output Pulse Position of Bit 0		-0.2	0	0.2	ns
t <sub>TPPB1</sub>	Transmitter Output Pulse Position of Bit 1	See Figure 9	a-0.2	а	a+0.2	ns
t <sub>TPPB2</sub>	Transmitter Output Pulse Position of Bit 2	$a = \frac{1}{f \times 7}$	2a-0.2	2a	2a+0.2	ns
t <sub>TPPB3</sub>	Transmitter Output Pulse Position of Bit 3	$a = {f \times 7}$	3a-0.2	3a	3a+0.2	ns
t <sub>TPPB4</sub>	Transmitter Output Pulse Position of Bit 4		4a-0.2	4a	4a+0.2	ns
t <sub>TPPB5</sub>	Transmitter Output Pulse Position of Bit 5		5a-0.2	5a	5a+0.2	ns
t <sub>TPPB6</sub>	Transmitter Output Pulse Position of Bit 6		6a-0.2	6a	6a+0.2	ns
t <sub>JCC</sub>	FIN3385 Transmitter Clock Out Jitter	f = 40 MHz		350	370	
	(Cycle-to-Cycle)	f = 65 MHz		210	230	ps
	See Figure 10	f = 85 MHz		110	150	
t <sub>TPLLS</sub>	Transmitter Phase Lock Loop Set Time (Note 11)	See Figure 12, (Note 10)			10.0	ms

Note 9: Outputs of all transmitters stay in 3-STATE until power reaches 2V. Both clock and data output begins to toggle 10ms after V<sub>CC</sub> reaches 3V and Power-Down pin is above 1.5V.

Note 10: This output data pulse position works for TTL inputs except the LVDS output bit mapping difference (see Figure 8). Figure 9 shows the skew between the first data bit and clock output. Also 2-bit cycle delay is guaranteed when the MSB is output from transmitter.

Note 11: This jitter specification is based on the assumption that PLL has a ref clock with cycle-to-cycle input jitter less than 2ns.





FIGURE 1. Differential LVDS Output DC Test Circuit

## **AC Loading and Waveforms**



Note: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and LVTTL/CMOS I/O. Depending on the valid strobe edge of transmitter, the TxCLKIn can be either rising or falling edge data strobe.

FIGURE 2. "Worst Case" Test Pattern




FIGURE 3. Transmitter LVDS Output Load and Transition Times




FIGURE 4. Transmitter Setup/Hold and HIGH/LOW Times (Rising Edge Strobe)

## AC Loading and Waveforms (Continued)




FIGURE 5. Transmitter Input Clock Transition Time




FIGURE 6. Transmitter Clock In to Clock Out Delay (Rising Edge Strobe)






FIGURE 7. Transmitter Power-Down Delay



Note: The information in this diagram shows the relationship between clock out and the first data bit. A 2-bit cycle delay is guaranteed when the MSB is output from the transmitter.

FIGURE 8. 28 Parallel LVTTL Inputs Mapped to 4 Serial LVDS Outputs




Note: This jitter pattern is used to test the jitter response (Clock Out) of the device over the power supply range with worst jitter ±3ns (cycle-to-cycle) clock input. The specific test methodology is as follows:

- Switching input data TxIn0 to TxIn20 at 0.5 MHz, and the input clock is shifted to left –3ns and to the right +3ns when data is HIGH.
- The ±3 ns cycle-to-cycle input jitter is the static phase error between the two clock sources. Jumping between two clock sources to simulate the worst
  case of clock edge jump (3 ns) from graphical controllers. Cycle-to-cycle jitter at TxCLK out pin should be measured cross V<sub>CC</sub> range with 100mV noise
  (V<sub>CC</sub> noise frequency <2 MHz).</li>

FIGURE 10. Timing Diagram of Transmitter Clock Input with Jitter

### AC Loading and Waveforms (Continued)



Note: The 16-grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical strips across the display.

FIGURE 11. "16 Grayscale" Test Pattern





FIGURE 12. Transmitter Phase Lock Loop Time



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

Package Number MTD56

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com