

FDC6333C

30V N & P-Channel PowerTrench® MOSFETs

General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.

Applications

- DC/DC converter
- Load switch
- LCD display inverter


Features

• Q1 2.5 A, 30V. $R_{DS(ON)} = 95 \ m\Omega \ @ \ V_{GS} = 10 \ V$ $R_{DS(ON)} = 150 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$

• **Q2** –2.0 A, 30V. $R_{DS(ON)} = 150 \ m\Omega \ @ \ V_{GS} = -10 \ V$ $R_{DS(ON)} = 220 \ m\Omega \ @ \ V_{GS} = -4.5 \ V$

- · Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}.
- SuperSOT –6 package: small footprint (72% smaller than SO-8); low profile (1mm thick).





Absolute Maximum Ratings T_A=25°C unless otherwise noted

| Symbol | Parameter | Q1 | Q2 | Units | |
|-------------------|---|------------|--------|-------|----|
| V_{DSS} | Drain-Source Voltage | | 30 | -30 | ٧ |
| V _{GSS} | Gate-Source Voltage | | ±16 | ±25 | V |
| I _D | Drain Current - Continuous | (Note 1a) | 2.5 | -2.0 | А |
| | – Pulsed | | 8 | -8 | |
| P _D | Power Dissipation for Single Operation | (Note 1a) | 0.9 | 96 | |
| | | (Note 1b) | 0 | .9 | W |
| | | (Note 1c) | 0 | .7 | |
| T_J , T_{STG} | Operating and Storage Junction Temperat | ture Range | –55 to | +150 | °C |

Thermal Characteristics

| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 130 | °C/W |
|-----------------|---|-----------|-----|------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | (Note 1) | 60 | °C/W |

Package Marking and Ordering Information

| Device Marking | Device | Reel Size | Tape width | Quantity |
|----------------|----------|-----------|------------|------------|
| .333 | FDC6333C | 7" | 8mm | 3000 units |

| Symbol | Parameter | | Test Conditions | | Min | Тур | Max | Units |
|---|--|----------|---|----------|-----------|------------------|-------------------|-------|
| Off Char | acteristics | | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Volta | age | $V_{GS} = 0 \text{ V}, \qquad I_D = 250 \mu\text{A} \ V_{GS} = 0 \text{ V}, \qquad I_D = -250 \mu\text{A}$ | Q1 Q2 | 30 -30 | | | V |
| <u>ΔBV_{DSS}</u> ΔT _J | Breakdown Voltage Temperatu Coefficient | re | $I_D = 250 \mu A$, Ref. to 25°C $I_D = -250 \mu A$, Ref. to 25°C | Q1 Q2 | | 27 –22 | | mV/°C |
| I _{DSS} | Zero Gate Voltage Drain Curre | nt | $V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V} $ $V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$ | Q1 Q2 | | | 1 –1 | μΑ |
| I _{GSSF} | Gate-Body Leakage, Forward | | $V_{GS} = 16 \text{ V}, V_{DS} = 0 \text{ V} $ $V_{GS} = 25 \text{ V}, V_{DS} = 0 \text{ V}$ | Q1 Q2 | | | 100 100 | nA |
| I _{GSSR} | Gate-Body Leakage, Reverse | | $V_{GS} = -16 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$ | Q1 Q2 | | | -100 -100 | nA |
| On Char | acteristics (Note 2) | | | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | Q1 | $V_{DS} = V_{GS}, I_D = 250 \mu A$ | | 1 | 1.8 | 3 | V |
| | | Q2 | $V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$ | | -1 | -1.8 | -3 | |
| $\Delta V_{GS(th)}$ | Gate Threshold Voltage | Q1 | I _D = 250 μA,Ref. To 25°C | | G | 4 | | mV/°C |
| ΔT_J | Temperature Coefficient | Q2 | $I_D = -250 \mu\text{A,Ref. to } 25^{\circ}\text{C}$ | 流 | 2) | -4 | | |
| R _{DS(on)} | Static Drain–Source On–Resistance | Q1 | $V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 2.0 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}, I_J = 12 \text{ A}$ | 25°C | ch | 73 90 106 | 95 150 148 | mΩ |
| | | Q2 | $V_{GS} = -10 \text{ V}, I_D = -2.0 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -1.7 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = -2.0 \text{ A}, T_J = 1$ | 25°C | | 95 142 149 | 130 220 216 | |
| I _{D(on)} | On-State Drain Current | Q1 | $V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$ | | 8 | | | Α |
| | Francis Transit Marie | Q2 | $V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$ $V_{DS} = 5 \text{ V} \qquad I_{D} = 2.5 \text{ A}$ | | -8 | - | | |
| G FS | Forward Transconductance | Q1 Q2 | $V_{DS} = 5 \text{ V}$ $I_D = 2.5 \text{ A}$ $V_{DS} = -5 \text{ V}$ $I_D = -2.0 \text{ A}$ | | | 3 | | S |
| Dynamic | Characteristics | | | | • | | | |
| C _{iss} | Input Capacitance | Q1 | V _{DS} =15 V, V _{GS} = 0 V, f=1.0N | 1Hz | | 282 | | pF |
| 0155 | mput Supus. | Q2 | V _{DS} =-15 V, V _{GS} = 0 V, f=1.0 | | | 185 | | ρ. |
| Coss | Output Capacitance | Q1 | V _{DS} =15 V, V _{GS} = 0 V, f=1.0N | | | 49 | | pF |
| - 000 | | Q2 | V _{DS} =-15 V, V _{GS} = 0 V, f=1.0 | MHz | | 56 | | ' |
| C _{rss} | Reverse Transfer Capacitance | + | V _{DS} =15 V, V _{GS} = 0 V, f=1.0N | | | 20 | | pF |
| - 100 | | Q2 | V _{DS} =-15 V, V _{GS} = 0 V, f=1.0 | MHz | | 26 | | |
| Switchin | g Characteristics (Note 2) | • | | | | | | |
| $t_{d(on)}$ | Turn-On Delay Time | Q1 | For Q1 : | | | 4.5 | 9 | ns |
| V- / | | Q2 | V _{DS} =15 V, I _{DS} = 1 A | | | 4.5 | 9 | |
| t _r | Turn-On Rise Time | Q1 | V_{GS} = 10 V, R_{GEN} = 6 Ω | | | 6 | 12 | ns |
| | | Q2 | For Q2 : | | | 13 | 23 | |
| $t_{d(off)}$ | Turn-Off Delay Time | Q1 | $V_{DS} = -15 \text{ V}, I_{DS} = -1 \text{ A}$ $V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$ | | | 19 | 34 | ns |
| | T O((Fall Time | Q2 | VG3- 10 V, NGEN - 0 11 | | | 11 | 20 | |
| t _f | Turn–Off Fall Time | Q1 Q2 | | | | 1.5 2 | 3 4 | ns |
| Q _g | Total Gate Charge | Q1 | F 04: | | | 4.7 | 6.6 | nC |
| ∝ g | Total Gate Gridige | Q2 | For Q1 : V _{DS} =15 V, I _{DS} = 2.5 A | | | 4.1 | 5.7 | 110 |
| Q _{gs} | Gate-Source Charge | Q1 | $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ | | | 0.9 | | nC |
| - · gu | 2 2 | Q2 | For Q2 : | | | 0.8 | | |
| Q _{gd} | Gate-Drain Charge | Q1 | $V_{DS} = -15 \text{ V}, I_{DS} = -2.0 \text{ A}$ $V_{GS} = -10 \text{ V},$ | | | 0.6 | | nC |
| 3 - | 1 3 2 | Q2 | v _{GS} = -10 v, | | | 0.4 | | _ |

Electrical Characteristics

T_A = 25°C unless otherwise noted

| Symbol | Parameter | eter Test Conditions | | Min | Тур | Max | Units | |
|-----------------|---|----------------------|---|----------|-----|-----|-------|---|
| Drain-S | Drain-Source Diode Characteristics and Maximum Ratings | | | | | | | |
| Is | Maximum Continuous Drain-Source Diode Forward Current | | | Q1 | | | 0.8 | Α |
| | Q | | | Q2 | | | -0.8 | |
| V _{SD} | Drain–Source Diode Forward Q1 $V_{GS} = 0 \text{ V}, I_S = 0.8$ | | | (Note 2) | | 0.8 | 1.2 | V |
| | Voltage | Q2 | $V_{GS} = 0 \text{ V}, I_{S} = 0.8 \text{ A}$ | (Note 2) | | 0.8 | -1.2 | |

Notes:

1. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz.



b) 140°/W when mounted on a .004 in² pad of 2 oz copper




c) 180°/W when mounted on a



2. Pulse Test: Pulse Width $< 300 \mu s$, Duty Cycle < 2.0%

Typical Characteristics: N-Channel




PRAIN-CRURCED

OBANIA 1.8

OBA

Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 3. On-Resistance Variation withTemperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: N-Channel (continued)








Figure 7. Gate Charge Characteristics.









Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel



NOR MALIZED

NOS MACH A CON-RESISTANCE

O.5

O 2 4 6 8 10

O DRAIN CURRENT (A)

Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation withTemperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 15. Transfer Characteristics.

Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: P-Channel (continued)







Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™ | FAST® | OPTOLOGIC™ | SMART START™ | VCX^{TM} |
|--------------------|---------------------|---------------------|-----------------|------------|
| Bottomless™ | FASTr™ | OPTOPLANAR™ | STAR*POWER™ | |
| CoolFET™ | FRFET™ | PACMAN™ | Stealth™ | |
| CROSSVOLT™ | GlobalOptoisolator™ | POP^TM | SuperSOT™-3 | |
| DenseTrench™ | GTO™ | Power247™ | SuperSOT™-6 | |
| DOMETM | HiSeC™ | PowerTrench® | SuperSOT™-8 | |
| EcoSPARK™ | ISOPLANAR™ | QFET™ | SyncFET™ | |
| E^2CMOS^{TM} | LittleFET™ | QS TM | TinyLogic™ | |
| EnSigna™ | MicroFET™ | QT Optoelectronics™ | TruTranslation™ | |
| FACT™ | MicroPak™ | Quiet Series™ | UHC™ | |
| FACT Quiet Series™ | MICROWIRE™ | SILENT SWITCHER® | UltraFET® | |

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |

Rev. H4