

## FDS7082N3

# 30V N-Channel PowerTrench® MOSFET

## **General Description**


This N-Channel MOSFET in the thermally enhanced SO8 FLMP package has been designed specifically to improve the overall efficiency of DC/DC converters. Providing a balance of low  $R_{\rm DS(ON)}$  and Qg it is ideal for synchronous rectifier applications in both isolated and non-isolated topologies. It is also well suited for both high and low side switch applications in Point of Load converters.

## **Applications**

- Secondary side Synchronous rectifier
- Synchronous Buck VRM and POL Converters

#### **Features**

- 17.5 A, 30 V  $R_{DS(ON)} = 6 \text{ m}\Omega \text{ @ V}_{GS} = 10 \text{ V}$   $R_{DS(ON)} = 8 \text{ m}\Omega \text{ @ V}_{GS} = 4.5 \text{ V}$
- High performance trench technology for extremely low  $R_{\mbox{\scriptsize DS(ON)}}$
- Low Qg and Rg for fast switching
- FLMP SO-8 package for enhanced thermal performance in an industry-standard package outline.



Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	17.5	Α
	- Pulsed		60	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	3.0	W
		(Note 1b)	1.5	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
R <sub>eJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	0.5	°C/W

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
FDS7082N3	FDS7082N3	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	racteristics	-	U.	I.	1	I.
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
<u>ΔBV<sub>DSS</sub></u> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		24		mV/°C
DSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			10	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS}$ = $\pm$ 20 V, $V_{DS}$ = 0 V			± 100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1	2	3	V
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, Referenced to 25°C		-4.3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V},  I_D = 17.5 \text{ A}$ $V_{GS} = 4.5 \text{ V},  I_D = 15.5 \text{ A}$ $V_{GS} = 10 \text{ V},  I_D = 17.5 \text{ A},  T_J = 125^{\circ}\text{C}$		4.9 6.5 5.0	6.0 8.0 8.0	mΩ
<b>g</b> FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 17.5 A		116		S
Dynamic	Characteristics	.3				
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V},  V_{GS} = 0 \text{ V},$	-0	2271		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz	3/1/2	554		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	26 3 10		213		pF
$R_G$	Gate Resistance	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$		1.4		Ω
Switchin	ng Characteristics (Note 2)	.00				
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$		14	20	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V},  R_{GEN} = 6 \Omega$		12	37	ns
$t_{d(off)}$	Turn-Off Delay Time			38	64	ns
t <sub>f</sub>	Turn-Off Fall Time			18	32	ns
$Q_g$	Total Gate Charge	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 17.5 A, V <sub>GS</sub> =10 V		43	53	nC
$Q_g$	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_{D} = 17.5 \text{ A}, V_{GS} = 5 \text{ V}$		22	31	nC
$Q_{gs}$	Gate-Source Charge			6.8		nC
$Q_{gd}$	Gate-Drain Charge			6.9		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source	e Diode Forward Current			2.5	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.5 A (Note 2)		0.7	1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = 17.5 A,		31		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 A/\mu s$		21		nC


## **Electrical Characteristics**

#### Notes:

 R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a) 40°C/W when mounted on a 1in² pad of 2 oz copper



85°C/W when mounted on a minimum pad of 2 oz copper

Scale 1: 1 on letter size paper

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%



## **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation withTemperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## **Typical Characteristics**






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

# **Dimensional Outline and Pad Layout** -(0.65) (2.36)--0.75 MIN DRAIN TERMINAL ┌(0.67) (2.36)2.80 MIN DRAIN TERMINAL 2.80 MIN 0.70 BOTTOM VIEW 4.90±0.10-1.40 3.81 AND PATTERN RECOMMENDATION 3.90±0.10 SEE DETAIL A (0.34) - ⊕ 0.127 M B A 1.27 6.00±0.20 NOTES: UNLESS OTHERWISE SPECIFIED △ 0.1 C ALL DIMENSIONS ARE IN MILLIMETERS. STANDARD LEAD FINISH: 20-80 MICROINCHES NICKEL/ 6 MICROINCHES MAX. PALLADIUM AND GOLD FLASH. NO JEDEC REGISTERED REFERENCE AS OF MARCH 2, 2000. -0.50 X 45° GAGE PLANE -[0.36] 1.60 MAX \_0.10 \_0.00 0.90 0.50 SEATING PLANE (1.04) DETAIL A

SCALE: 24:1

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET®	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	$QS^{TM}$	SyncFET™
EcoSPARK™	GTO™ .	MSX <sup>TM</sup>	QT Optoelectronics™	TinyLogic <sup>®</sup>
E <sup>2</sup> CMOS <sup>TM</sup>	HiSeC™	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	I <sup>2</sup> C <sup>TM</sup>	$OCX^{TM}$	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the board. Around the world.™		OPTOLOGIC®	SILENT SWITCHER®	UltraFET®
The Power Franchise™		OPTOPLANAR™	SMART START™	VCX <sup>TM</sup>
Programmable Active Droop™		PACMAN™	SPM™	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHTTO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

## **Definition of Terms**

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.	