

FDS6994S

Dual Notebook Power Supply N-Channel PowerTrench® SyncFET[™]

General Description

The FDS6994S is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6994S contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency.

The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology.


Features


 Q2: Optimized to minimize conduction losses Includes SyncFET Schottky body diode

8.2A, 30V
$$R_{DS(on)} = 15.0 \text{ m}\Omega @ V_{GS} = 10V$$
 $R_{DS(on)} = 17.5 \text{ m}\Omega @ V_{GS} = 4.5V$

Q1: Optimized for low switching losses
 Low gate charge (8.0 nC typical)

6.9A, 30V
$$R_{DS(on)}$$
 = 21.0 m Ω @ V_{GS} = 10V $R_{DS(on)}$ = 26.0 m Ω @ V_{GS} = 4.5V





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Q2	Q1	Units
V _{DSS}	Drain-Source Voltage		30	30	V
V _{GSS}	Gate-Source Voltage		±16	±16	V
I _D	Drain Current - Continuous	(Note 1a)	8.2	6.9	Α
	- Pulsed		30	20	
P _D	Power Dissipation for Dual Operation		2	2	W
	Power Dissipation for Single Operation	(Note 1a)	1.	6	
		(Note 1b)	1		
		(Note 1c)	0.	9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		–55 to	+150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R _{eJC}	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity	
FDS6994S	FDS6994S	13"	12mm	2500 units	


Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Charac	cteristics				•	•	
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ $V_{GS} = 0 \text{ V}, I_D = 250 \text{ uA}$	Q2 Q1	30 30			V
$\Delta BV_{DSS} \over \Delta T_{.l}$	Breakdown Voltage Temperature Coefficient	I _D = 1 mA, Referenced to 25°C I _D = 250 μA, Referenced to 25°C	Q2 Q1		-23 -22		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	Q2 Q1			500 1	μА
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0 \text{ V}$	All			±100	nA
On Charac	cteristics (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 1 \text{ mA}$ $V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	Q2 Q1	1 1	1.5 1.9	3 3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 1 mA, Referenced to 25°C I_D = 250 uA, Referenced to 25°C	Q2 Q1		2 4		mV/° C
R _{DS(on)}	Static Drain-Source On-Resistance	$\begin{array}{l} V_{GS} = 10 \text{ V, } I_D = 8.2 \text{A} \\ V_{GS} = 10 \text{ V, } I_D = 8.2 \text{ A, } T_J = 125 ^{\circ}\text{C} \\ V_{GS} = 4.5 \text{ V, } I_D = 7.6 \text{ A} \\ V_{GS} = 10 \text{ V, } I_D = 6.9 \text{ A} \\ V_{GS} = 10 \text{ V, } I_D = 6.9 \text{ A, } T_J = 125 ^{\circ}\text{C} \\ V_{GS} = 4.5 \text{ V, } I_D = 6.2 \text{ A} \end{array}$	Q2 Q1		10 15 11 18 26 21	15 24 18 21 34 26	mΩ
Dynamic C	Characteristics						
C _{iss}	Input Capacitance	V_{DS} = 15 V, V_{GS} = 0 V, f = 1.0 MHz	Q2 Q1		2762 771		pF
Coss	Output Capacitance		Q2 Q1		534 208		pF
C _{rss}	Reverse Transfer Capacitance		Q2 Q1		199 84		pF
R_g	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz	Q2 Q1		1.7 2.5		Ω
Switching	Characteristics (Note 2)						
		$V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$	Q2		10 8	20 15	ns
t _{d(on)}	Turn-On Delay Time	$V_{GS} = 10V$, $R_{GEN} = 6 \Omega$	Q1				
	Turn-On Delay Time Turn-On Rise Time		Q1 Q2 Q1		8 5	17 9	ns
$t_{d(on)}$			Q2		8	17	ns ns
$t_{d(on)}$ t_{r}	Turn-On Rise Time		Q2 Q1 Q2		8 5 46	17 9 70	
$\begin{array}{c} t_{d(\text{on})} \\ \\ t_r \\ \\ t_{d(\text{off})} \\ \\ t_f \\ \\ Q_g \\ \end{array}$	Turn-On Rise Time Turn-Off Delay Time	V_{GS} = 10V, R_{GEN} = 6 Ω	Q2 Q1 Q2 Q1 Q2		8 5 46 25 17	17 9 70 40 30	ns
$\begin{array}{c} t_{d(\text{on})} \\ \\ t_r \\ \\ t_{d(\text{off})} \\ \\ t_f \end{array}$	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	V_{GS} = 10V, R_{GEN} = 6 Ω	Q2 Q1 Q2 Q1 Q2 Q1 Q2 Q1		8 5 46 25 17 5	17 9 70 40 30 9	ns

Electrical Characteristics (continued) T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Condit	tions	Туре	Min	Тур	Max	Units
Drain-S	Drain-Source Diode Characteristics and Maximum Ratings							
Is	Maximum Continuous Drain-Source Diode Forward Current			Q2 Q1			2.3 1.3	Α
t _{RR}	Reverse Recovery Time	I _F = 8.2 A,		Q2		25		ns
Q _{RR}	Reverse Recovery Charge	$d_{iF}/d_{t} = 300 \text{ A/}\mu\text{s}$	(Note 3)			39		nC
t _{RR}	Reverse Recovery Time	I _F = 6.9 A,		Q1		21		ns
Q_{RR}	Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$	(Note 3)			31		nC
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.3 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 5.0 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A}$	(Note 2) (Note 2) (Note 2)	Q2 Q2 Q1		400 520 740	700 800 1200	mV

Notes

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in² pad of 2 oz copper



125°C/W when mounted on a 0.02 in² pad of 2 oz copper




c) 135°C/W when mounted on a minimum pad.


Scale 1 : 1 on letter size paper

- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%
- 3. See "SyncFET Schottky body diode characteristics" below.

Typical Characteristics for Q2



I_D, DRAIN CURRENT (A)



1.6

Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics for Q2






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Typical Characteristics for Q2 SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 22 shows the reverse recovery characteristic of the FDS6994S.




Figure 22. FDS6994S SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 23 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6690A).




Figure 23. Non-SyncFET (FDS6690A) body diode reverse recovery characteristic.

12.5 nS/DIV

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 24. SyncFET body diode reverse leakage versus drain-source voltage and temperature.

Typical Characteristics for Q1




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics Q1






Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FAST®	MICROWIRE™	SILENT SWITCHER®	UHC™
FASTr™	OPTOLOGIC ®	SMART START™	UltraFET®
FRFET™	OPTOPLANAR™	SPM™	VCX™
GlobalOptoisolator™	PACMAN™	STAR*POWER™	
GTO™	POP™	Stealth™	
HiSeC™			
I ² C TM		•	
ISOPLANAR™		•	
LittleFET™			
MicroFET™	QT Optoelectronics™	TinyLogic™	
MicroPak™	Quiet Series™	TruTranslation™	
	FASTr™ FRFET™ GlobalOptoisolator™ GTO™ HiSeC™ I²C™ ISOPLANAR™ LittleFET™ MicroFET™	FASTr TM OPTOLOGIC ® FRFET TM OPTOPLANAR TM GlobalOptoisolator TM PACMAN TM GTO TM POP TM HiSeC TM Power247 TM I ² C TM PowerTrench ® ISOPLANAR TM QFET TM LittleFET TM QS TM MicroFET TM QT Optoelectronics TM	FASTr TM OPTOLOGIC® SMART START TM FRFET TM OPTOPLANAR TM SPM TM GlobalOptoisolator TM PACMAN TM STAR*POWER TM GTO TM POP TM Stealth TM HiSeC TM Power247 TM SuperSOT TM -3 I ² C TM PowerTrench® SuperSOT TM -6 ISOPLANAR TM QFET TM SuperSOT TM -8 LittleFET TM QS TM SyncFET TM MicroFET TM QT Optoelectronics TM TinyLogic TM

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H5