FDS6812A



## FDS6812A

### Dual N-Channel Logic Level PWM Optimized PowerTrench<sup>®</sup> MOSFET

#### **General Description**

These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

#### Features

- 6.7 A, 20 V.  $\begin{array}{c} {\sf R}_{\sf DS(ON)} = 22 \ m\Omega \ @ \ V_{\sf GS} = 4.5 \ V \\ {\sf R}_{\sf DS(ON)} = 35 \ m\Omega \ @ \ V_{\sf GS} = 2.5 \ V \end{array}$
- Low gate charge (12 nC typical)
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability




#### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter			Ratings	Unit
V <sub>DSS</sub>	Drain-Sour	ce Voltage		20	V
V <sub>GSS</sub>	Gate-Source Voltage			± 12	V
I <sub>D</sub>	Drain Current – Continuous		(Note 1a)	6.7	A
– Pulsed				35	
P <sub>D</sub>	Power Dissipation for Dual Operation			2	W
	Power Diss	ipation for Single Operation	ON (Note 1a)	1.6	
			(Note 1b)	1	
			(Note 1c)	0.9	
T <sub>J</sub> , T <sub>STG</sub>	Operating a	and Storage Junction Tem	perature Range	-55 to +150	°C
Therma		teristics			
R <sub>θJA</sub>	Thermal Re	Resistance, Junction-to-Ambient (Note 1a)		78	°C/W
R <sub>θJC</sub>	Thermal Re	esistance, Junction-to-Cas	Se (Note 1)	40	°C/W
Packag	e Markin	g and Ordering	Information		
Device Marking		Device	Reel Size	Tape width	Quantity
Device			13"	12mm	2500 units

©2001 Fairchild Semiconductor Corporation


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics			1		1
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature $I_D = 250 \ \mu A$ , Referenced to 25°CCoefficientCoefficient			14		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current $V_{DS} = 16 V$ , $V_{GS} = 0 V$ $V_{DS} = 16 V$ , $V_{GS} = 0 V$ , $T_J = 55^{\circ}C$				1 10	μA
I <sub>GSSF</sub>	Gate–Body Leakage, Forward $V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -12 V, V_{DS} = 0 V$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	0.6	0.8	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to $25^{\circ}$ C		-3.2		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{c} V_{GS} = 4.5 \ V,  I_D = 6.7 \ A \\ V_{GS} = 2.5 \ V,  I_D = 5.3 \ A \\ V_{GS} = 4.5 \ V, I_D = 7.5 \ A, T_J = 125^\circ C \end{array} $	8	17 22 23	22 35 29	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 4.5V, V_{DS} = 5V$	15			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{\rm DS} = 5  \rm V, \qquad I_{\rm D} = 6.7  \rm A$	-	37		S
Dynamic	Characteristics	2372				
Ciss	Input Capacitance	$V_{DS} = 10 V$ , $V_{GS} = 0 V$ ,		1082		pF
Coss	Output Capacitance	f = 1.0 MHz		277		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			130		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 10 \text{ V},  I_D = 1 \text{ A},$		8	16	ns
tr	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$		8	16	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			24	38	ns
t <sub>f</sub>	Turn–Off Fall Time			8	16	ns
Qg	Total Gate Charge	$V_{DS} = 10 \text{ V},  I_D = 6.7 \text{ A},$		12	19	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 4.5 V$		2		nC
Q <sub>gd</sub>	Gate-Drain Charge			3		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source	Diode Forward Current			1.3	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = 1.3 A$ (Note 2)		0.7	1.2	V

1. R<sub>6JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%






c) 135°C/W when mounted on a minimum mounting pad.

FDS6812A



# FDS6812A

FDS6812A Rev B (W)



FDS6812A

FDS6812A Rev B (W)

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ FAST ® OPTOLOGIC™	SMART START™	VCX™
Bottomless <sup>™</sup> FASTr <sup>™</sup> OPTOPLANAR <sup>™</sup>	STAR*POWER™	
CoolFET™ FRFET™ PACMAN™	Stealth™	
CROSSVOLT <sup>™</sup> GlobalOptoisolator <sup>™</sup> POP <sup>™</sup>	SuperSOT™-3	
DenseTrench <sup>™</sup> GTO <sup>™</sup> Power247 <sup>™</sup>	SuperSOT™-6	
DOME <sup>™</sup> HiSeC <sup>™</sup> PowerTrench <sup>®</sup>	SuperSOT™-8	
EcoSPARK™ ISOPLANAR™ QFET™	SyncFET™	
E²CMOS™ LittleFET™ QS™	TinyLogic™	
EnSigna™ MicroFET™ QT Optoelectronics™	TruTranslation™	
FACT <sup>™</sup> MicroPak <sup>™</sup> Quiet Series <sup>™</sup>	UHC™	
FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER <sup>®</sup>	UltraFET <sup>®</sup>	

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. 30 VS 4

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production