## FAIRCHILD

SEMICONDUCTOR

December 1998 Revised October 2006

### FSTU6800 10-Bit Bus Switch with Precharged Outputs and –2V Undershoot Protection

#### **General Description**

The Fairchild Switch FSTU6800 provides 10-bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. Both the A Ports and the B Ports have "undershoot hardened" circuit protection to support an extended input range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC®) senses undershoot at the I/Os, and responds by preventing voltage differentials from developing and turning on the switch. The device also precharges the B Port to a selectable bias voltage (BiasV) to minimize live insertion noise.

The device is organized as a 10-bit switch with a bus enable ( $\overline{OE}$ ) signal. When  $\overline{OE}$  is LOW, the switch is ON and Port A is connected to Port B. When  $\overline{OE}$  is HIGH, the switch is OPEN and the B Port is precharged to BiasV through an equivalent 10-k $\Omega$  resistor.


#### Features

- Undershoot Hardened to -2.0V.
- Soft enable turn-on to minimize bus-to-bus charge sharing during enable.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Output precharge to minimize live insertion noise.
- Control inputs compatible with TTL level.
- See Applications Note AN-5008 for details.

#### **Ordering Code:**

Order Number	Package Number	Package Description				
FSTU6800WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
FSTU6800QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide				
FSTU6800MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						

#### Logic Diagram




#### **Connection Diagram**

**Truth Table** 

OE

L

Н



B<sub>0</sub>–B<sub>9</sub>

A<sub>0</sub>-A<sub>9</sub>

BiasV

#### **Pin Descriptions**

Pin Name	Description				
OE	Bus Switch Enable				
A	Bus A				
В	Bus B				
BiasV	Bus B Voltage Bias				

© 2000 Fairchild Semiconductor Corporation DS500194

www.fairchildsemi.com

Function

Connect

Precharge

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Switch Voltage (V <sub>S</sub> )	-2.0V to +7.0V
Bias V Voltage Range	-0.5V to +7.0V
DC Input Voltage (VIN) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> ) V <sub>IN</sub> < 0V	–50mA
DC Output (I <sub>OUT</sub> ) Sink Current	128mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	+/- 100mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150 °C

**DC Electrical Characteristics** 

# Recommended Operating Conditions (Note 3)

Power Supply Operating (V <sub>CC</sub> )	4.0V to 5.5V
Precharge Supply (BiasV)	1.5V to V <sub>CC</sub>
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
Input Rise and Fall Time $(t_r, t_f)$	
Switch Control Input	0 nS/V to 5 nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T <sub>A</sub> )	–40 °C to +85 °C
Note 1: The Absolute Maximum Ratings are thos	e values beyond which

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

		v	$T_A = -40 \ ^\circ C \ to +85 \ ^\circ C$				
Symbol	Parameter	V <sub>CC</sub> (V)	Min Typ (Note 5)		Max	Units	Conditions
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{mA}$
V <sub>IH</sub>	HIGH Level Input Voltage	4.0–5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0–5.5			0.8	V	
I <sub>I</sub>	Input Leakage Current	5.5			±1.0	μA	$0 \le V_{IN} \le 5.5V$
I <sub>O</sub>	Output Current	4.5	0.25			mA	BiasV = 2.4V, B = 0
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \leq A \leq V_{CC},  V_{IN} = V_{IH}$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{S} = 0V$ , $I_{IN} = 64 \text{ mA}$
	(Note 4)	4.5		4	7	Ω	$V_{S} = 0V$ , $I_{IN} = 30 \text{ mA}$
		4.5		8	15	Ω	$V_S = 2.4V$ , $I_{IN} = 15$ mA
		4.0		11	20	Ω	$V_{S} = 2.4 V$ , $I_{IN} = 15 mA$
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μA	$V_{S} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	OE input at 3.4V
							Other inputs at $V_{CC}$ or GND
I <sub>BIAS</sub>	Bias Pin Leakage Current	5.5			±1.0	μA	$\overline{OE} = 0V, B = 0V, BiasV = 5.5V$
I <sub>ozu</sub>	Switch Undershoot Current	5.5			100	μA	$I_{IN} = -20 \text{ mA}, \ \overline{OE} = 5.5 \text{V}, \ V_{OUT} \ge V_{IH}$
V <sub>IKU</sub>	Voltage Undershoot	5.5			-2.0	V	$0.0 \text{ mA} \ge I_{\text{IN}} \ge -50 \text{ mA}, \overline{\text{OE}} = 5.5 \text{V}$

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Typical values are at  $V_{CC}\,{=}\,5.0V$  and  $T_{A}{=}\,{+}25^{\circ}C$ 

www.fairchildsemi.com

#### **AC Electrical Characteristics**

Symbol Paramete		CI	T <sub>A</sub> = -40 °C <sub>L</sub> = 50 pF, Rl					
	Parameter	$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
	-	Min	Max	Min	Max			
t <sub>PHL</sub> ,t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub>	Output Enable Time	7.0	30.0		35.0	ns	V <sub>I</sub> = OPEN BiasV = GND	Figures 4, 2
t <sub>PZL</sub>		7.0	30.0		35.0	ns	V <sub>1</sub> = 7V BiasV = 3V	Figures 1, 2
t <sub>PHZ</sub>	Output Disable Time	1.0	6.1		6.5	ns	V <sub>I</sub> = OPEN BiasV = GND	Figures 1, 2
t <sub>PLZ</sub>		1.0	7.3		6.8	ns	V <sub>I</sub> = 7V BiasV = 3V	Figures 1, 2

Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

#### Capacitance (Note 7)


Symbol	Parameter	Тур	Max	Units 🔬	Conditions		
C <sub>IN</sub>	Control Pin Input Capacitance	3		pE	$V_{CC} = 5.0V$		
C <sub>I/O</sub>	Input/Output Capacitance	5	. 3	pF	$V_{CC}, \overline{OE} = 5.0V$		
Note 7: T <sub>A</sub> = +25°C, f = 1 MHz, Capacitance is characterized but not tested.							






Note: Input driven by 50  $\Omega$  source terminated in 50  $\Omega$ , RU = RD = 500  $\Omega$ Note: C<sub>L</sub> includes load and stray capacitance, C<sub>L</sub>= 50 pF Note: Input PRR = 1.0 MHz, t<sub>W</sub> = 500 ns

#### FIGURE 1. AC Test Circuit




# FSTU6800

www.fairchildsemi.com



www.fairchildsemi.com

4



5

www.fairchildsemi.com