FAIRCHILD

SEMICONDUCTOR

# **FST3244 Octal Bus Switch**

### **General Description**


The Fairchild Switch FST3244 provides 8-bits of highspeed CMOS TTL-compatible bus switching in a standard 244 pin-out. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as two 4-bit switches with separate OE inputs. When OE is LOW, the switch is ON and Port A is connected to Port B. When  $\overline{\text{OE}}$  is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

June 1997 Revised December 1999 FST3244 Octal Bus Switch

#### Features

- $\blacksquare$  4 $\Omega$  switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode. Control inputs compatible with TTL level.



© 1999 Fairchild Semiconductor Corporation DS500021

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Switch Voltage (V <sub>S</sub> )	-0.5V to +7.0V
DC Input Voltage (VIN) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> ) V <sub>IN</sub> <0V	-50mA
DC Output (I <sub>OUT</sub> ) Sink Current	128mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	+/- 100mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150 $^\circ\text{C}$

# Recommended Operating Conditions (Note 3)

Power Supply Operating (V <sub>CC</sub> )	4.0V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
Input Rise and Fall Time $(t_r, t_f)$	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T <sub>A</sub> )	–40 °C to +85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

		v <sub>cc</sub>	$T_A = -40 ^{\circ}C \text{ to } +85 ^{\circ}C$					
Symbol	Parameter	(Ÿ)	Min	Typ (Note 4)	Max	Units	Conditions	
V <sub>IK</sub>	Clamp Diode Voltage	4.5		131	-1.2	V	$I_{IN} = -18 m A$	
VIH	High Level Input Voltage	4.0-5.5	2.0			V		
V <sub>IL</sub>	Low Level Input Voltage	4.0-5.5			0.8	V		
l <sub>l</sub>	Input Leakage Current	5.5			±1.0	μΑ	0≤ V <sub>IN</sub> ≤5.5V	
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V <sub>CC</sub>	
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 64mA$	
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 30mA$	
		4.5		8	15	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$	
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$	
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One input at 3.4V	
							Other inputs at V <sub>CC</sub> or GND	

Note 4: Typical values are at  $V_{CC}$  = 5.0V and  $T_A$  = +25  $^\circ C$ 

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

## **AC Electrical Characteristics**


Symbol Parameter	$T_A = -40 \text{ °C to } +85 \text{ °C},$ $C_L = 50 \text{pF}, \text{RU} = \text{RD} = 500 \Omega$							
	$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Figure No.	
	ľ	Min	Max	Min	Max			
t <sub>PHL</sub> ,t <sub>PLH</sub>	Prop Delay Bus to Bus(Note 6)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figure 1 Figure 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.0	5.6		6.1	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figure 1 Figure 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.0	6.2		5.6	ns	$V_I = 7V$ for $t_{PLZ}$ $V_I = OPEN$ for $t_{PHZ}$	Figure 1 Figure 2

Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).


### Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	V <sub>CC</sub> = 5.0V
C <sub>I/O</sub>	Input/Output Capacitance	5		pF	$V_{CC}, \overline{OE} = 5.0V$
Note 7: T <sub>A</sub> = +2	5°C, f = 1 MHz, Capacitance is characterized	but not tested.			10


# AC Loading and Waveforms



FST3244







5