## FAIRCHILD

SEMICONDUCTOR

May 1999 Revised March 2000

## FSTU32160 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with -2V Undershoot Protection

**Features** 

■ Low I<sub>CC</sub>.

■ Undershoot hardened to -2V (A and B Ports).

Minimal propagation delay through the switch.

 $\blacksquare$  4 $\Omega$  switch connection between two ports.

Control inputs compatible with TTL level.

See Applications Note AN-5008 for details

Zero bounce in flow-through mode.

une with Uns Note AN-5008

Slower Output Enable times prevent signal disruption

### **General Description**

The Fairchild Switch FSTU32160 is a 16-bit to 32-bit highspeed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FSTU32160 is designed so that the A Port demultiplexes into B1 or B2 or both. The A and B Ports are "undershoot hardened" with UHC<sup>™</sup> protection to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit, UHC senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Two select (SEL1, SEL2) inputs provide switch enable control. When SEL1, SEL2 are HIGH, the device precharges the B Port to a selectable bias voltage (Bias V) to minimize live insertion noise.


### Ordering Code:

# Order Number Package Number Package Description

FSTU32160MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available i	n Tape and Reel. Specify b	by appending the suffix letter "X" to the ordering code.

UHC<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.

FSTU32160 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with –2V Undershoot Protection



### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Switch Voltage (V <sub>S</sub> ) (Note 2)	-2.0V to +7.0V
BiasV Voltage Range	-0.5V to +7.0V
DC Input Control Pin Voltage	
(V <sub>IN</sub> ) (Note 3)	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	–50 mA
DC Output Current (I <sub>OUT</sub> )	128 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	+/- 100 mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150 $^\circ\text{C}$

### **Recommended Operating** Conditions (Note 4)

Power Supply Operating (V <sub>CC</sub> )	4.0V to 5.5V
Precharge Supply (BiasV)	1.5 to $V_{CC}$
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
Input Rise and Fall Time (t <sub>r</sub> , t <sub>f</sub> )	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T <sub>A</sub> )	–40 °C to +85 °C
Note 1: The "Absolute Maximum Ratings" are thos	e values beyond which

FSTU32160

1 Note 1: the Australia Maximum Rainings are inceevalues beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operating. for actual device operation.

Note 2:  $V_S$  is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.
Note 4: Unused control inputs must be held HIGH or LOW. They may not float.

			T <sub>A</sub> =	-40 °C to +	85 °C		
Symbol	Parameter	V <sub>cc</sub>	Min	Тур	Max	Units	Conditions
		(V)		(Note 5)			
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 m A$
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
l <sub>l</sub>	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	$V_{IN} = 5.5V$
I <sub>O</sub>	Output Current	4.5	0.25			mA	$BiasV = 2.4V, SEL_X = 2.0V$
							$B_X = 0$
I <sub>OZH</sub> , I <sub>OZL</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = 5.5V$
I <sub>OZH</sub> , I <sub>OZL</sub>	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \le B, \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = FLOATING$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64 \text{ mA}$
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 30$ mA
		4.5		8	14	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
Icc	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V <sub>CC</sub> or GND
IBIAS	Bias Pin Leakage Current	5.5			±1.0	μA	$SEL_1$ , $SEL_2 = 0V$
							$B_X = 0V$ , $BiasV_X = 5.5V$
V <sub>IKU</sub>	Voltage Undershoot	5.5			-2.0	V	0.0 mA ≥ I <sub>IN</sub> ≥ –50 mA
							$SEL_1$ , $SEL_2 = 5.5V$

### **DC Electrical Characteristics**

Note 5: Typical values are at V\_{CC} = 5.0V and T\_A = +25  $^\circ\text{C}$ 

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

			$T_A = -40 \ ^{\circ}C$						
Symbol	Parameter		<sub>L</sub> = 50 pF, Rl	J= RD = 5	00Ω	Units	Conditi	ions	Figure No
Gymbol	i arameter	$V_{CC} = 4$	l.5 – 5.5V	Vcc	= <b>4.0V</b>	onita	Condition	lona	r igure inc
		Min	Max	Min	Max				
t <sub>PHL</sub> , t <sub>PLH</sub>	A or B, to B or A (Note 7)		0.25		0.25	ns	V <sub>I</sub> =OP	PEN	Figure 2 Figure 3
t <sub>PZH</sub>	Output Enable Time,						V <sub>I</sub> = OP	PEN for t <sub>PZH</sub>	Figure 2
	SEL to A, B	7.0	30.0		35.0	ns	BiasV =	= GND	Figure 3
t <sub>PZL</sub>	Output Enable Time,						$V_I = 7V$	for t <sub>PZL</sub>	Figure 2
	SEL to A, B	7.0	30.0		35.0	ns	BiasV =	= 3V	Figure 3
t <sub>PHZ</sub>	Output Disable Time,	1.0	<u> </u>		7.0		$V_I = OP$	PEN for t <sub>PHZ</sub>	Figure 2
	SEL to A, B	1.0	6.9		7.3	ns	BiasV =	= GND	Figure 3
t <sub>PLZ</sub>	Output Disable Time,	4.0	77				$V_I = 7V$	for t <sub>PLZ</sub> ,	Figure 2
	SEL to A, B	1.0	7.7		7.7	ns	BiasV =	= 3V	Figure 3
	parameter is guaranteed by design but the switch and the 50pF load capacita							the RC delay of	the typical On
C <sub>IN</sub> C <sub>I/O OFF</sub>	Control pin Input Capacitance Input/Output Capacitance "O +25°C, f = 1 MHz, Capacitance is char	FF State"	4	30 9	5 P	p	_	$V_{CC} = 5.0V$ $V_{CC} = 5.0V$ , S	Switch OFF
Note o: $I_A =$				A SUBJECT					
	shoot Characteris				;0;				
			9)	Тур	Max	Unit	ts	Cond	itions
Under Symbol	Shoot Characteris Parameter Output Voltage During Undershoot test is intended to characterize the dev	tic (Note s	9) n	<sub>H</sub> – 0.3		V	Fi	igure 1	
Under Symbol V <sub>OUTU</sub> Note 9: This	Shoot Characteris Parameter Output Voltage During Undershoot test is intended to characterize the dev	tic (Note s	9) 5 V <sub>OI</sub> 9 capabilities t	F		v nal integrity V <sub>TR1</sub>	Fi	igure 1	

