# FAIRCHILD

SEMICONDUCTOR

May 1999 Revised October 2006

## FSTU32160 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with -2V Undershoot Protection

#### **General Description**

The Fairchild Switch FSTU32160 is a 16-bit to 32-bit highspeed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FSTU32160 is designed so that the A Port demultiplexes into B1 or B2 or both. The A and B Ports have "undershoot hardened" circuit protection to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC®) senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Two select (S1, S2) inputs provide switch enable control. When S<sub>1</sub>, S<sub>2</sub> are HIGH, the device precharges the B Port to a selectable bias voltage (Bias V) to minimize live inser tion noise.

## Ordering Code:


## **Features**

- Undershoot hardened to -2V (A and B Ports).
- Slower Output Enable times prevent signal disruption
- $\blacksquare$  4 $\Omega$  switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- uble with uns Note AN-5008 See Applications Note AN-5008 for details

Order Number	Pac	kage Number	Package Description
FSTU32160MTD		MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available i	n Tape	and Reel. Specify I	by appending the suffix letter "X" to the ordering code.

UHC® is a registered trademark of Fairchild Semiconductor Corporation

FSTU32160 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with –2V Undershoot Protection



#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Switch Voltage (V <sub>S</sub> ) (Note 2)	-2.0V to +7.0V
BiasV Voltage Range	-0.5V to +7.0V
DC Input Control Pin Voltage	
(V <sub>IN</sub> ) (Note 3)	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> ) $V_{IN} < 0V$	–50 mA
DC Output Current (I <sub>OUT</sub> )	128 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	+/- 100 mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150 °C

#### **Recommended Operating** Conditions (Note 4)

Power Supply Operating (V <sub>CC</sub> )	4.0V to 5.5V
Precharge Supply (BiasV)	1.5 to $V_{CC}$
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
Input Rise and Fall Time (t <sub>r</sub> , t <sub>f</sub> )	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T <sub>A</sub> )	–40 °C to +85 °C
Note 1: The "Absolute Maximum Ratings" are thos	e values beyond which

1 Note 1: the Australia maximum Rainings are indee values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operating. for actual device operation.

Note 2:  $V_S$  is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.
Note 4: Unused control inputs must be held HIGH or LOW. They may not float.

			T <sub>A</sub> =	-40 °C to +	85 °C	<u>.</u>	
Symbol	Parameter	V <sub>cc</sub>	Min	Тур	Max	Units	Conditions
		(V)		(Note 5)			
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 m A$
VIH	HIGH Level Input Voltage	4.0–5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
l <sub>l</sub>	Input Leakage Current	5.5			±1.0	μΑ	$0 \leq V_{IN} \leq 5.5 V$
		0			10	μΑ	$V_{IN} = 5.5V$
I <sub>O</sub>	Output Current	4.5	0.25			mA	BiasV = 2.4V, $S_X = 2.0V$
							$B_X = 0$
I <sub>OZH</sub> , I <sub>OZL</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = 5.5V$
I <sub>OZH</sub> , I <sub>OZL</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le B, \le V_{CC}, V$
							$BiasV_1 = BiasV_2 = FLOATING$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	V <sub>IN</sub> = 0V, I <sub>IN</sub> = 64 mA
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 30 \text{ mA}$
		4.5		8	14	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
		4.0		11	20	Ω	V <sub>IN</sub> = 2.4V, I <sub>IN</sub> = 15 mA
Icc	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V <sub>CC</sub> or GND
I <sub>BIAS</sub>	Bias Pin Leakage Current	5.5			±1.0	μA	S <sub>1</sub> , S <sub>2</sub> = 0V
							$B_X = 0V$ , Bias $V_X = 5.5V$
V <sub>IKU</sub>	Voltage Undershoot	5.5			-2.0	V	0.0 mA ≥ I <sub>IN</sub> ≥ -50 mA
							$S_1, S_2 = 5.5V$

## **DC Electrical Characteristics**

Note 5: Typical values are at V\_{CC} = 5.0V and T\_A = +25  $^\circ\text{C}$ 

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

				T <sub>A</sub> = -40 °C						
Symbol		Parameter		_ = 50 pF, R	U= RD = 5	00Ω	Units		Conditions	Figu
Cymbol		i ulullotol	V <sub>CC</sub> = 4	.5 – 5.5V	Vcc	= <b>4.0V</b>	onito		Conditions	No.
			Min	Max	Min	Max				
t <sub>PHL</sub> , t <sub>PLH</sub>	A or B, to B	8 or A (Note 7)		0.25		0.25	ns	$V_I = OI$	PEN	Figure 2, 3
t <sub>PZH</sub>	Output Ena	ble Time,	7.0	30.0		35.0	ns	$V_I = OI$	PEN for t <sub>PZH</sub>	Figure
	S to A, B		7.0	30.0		35.0	115	BiasV	= GND	2, 3
t <sub>PZL</sub>	Output Ena	ible Time,	7.0	30.0		35.0	ns		√ for t <sub>PZL</sub>	Figure 2, 3
	S to A, B	the Time						BiasV		
t <sub>PHZ</sub>	Output Disa	able lime,	1.0	6.9		7.3	ns		PEN for t <sub>PHZ</sub>	Figure 2, 3
t	S to A, B Output Disa								= GND / for t <sub>PLZ</sub> ,	Figure
t <sub>PLZ</sub>	S to A, B	able fillie,	1.0	7.7		7.7	ns	BiasV		2, 3
Note 7: This		uaranteed by design b	ut is not tostod	The hus owite	h contribute		tion dolou (			o typical On
	Control	pin Input Capacitano		4	1	1		F	$V_{CC} = 5.0V$	
C <sub>IN</sub> C <sub>I/O OFF</sub>		utput Capacitance "C					P	F	$V_{CC} = 5.0V, Sw$	
C <sub>I/O OFF</sub> Note 8: T <sub>A</sub> =	+25°C, f = 1 M	utput Capacitance "C IHz, Capacitance is cha Characteris	aracterized but n	ot tested.	32	70	0.		V <sub>CC</sub> = 5.0V, Sw	
C <sub>I/O OFF</sub> Note 8: T <sub>A</sub> =	+25°C, f = 1 M	Hz, Capacitance is cha	aracterized but n	ot tested. 9)	Typ	Max	Uni		V <sub>CC</sub> = 5.0V, Sw	
C <sub>I/O OFF</sub> Note 8: T <sub>A</sub> = Under Symbol V <sub>OUTU</sub>	+25°C, f = 1 M <b>shoot (</b> Output Voltage test is intended	Hz, Capacitance is cha Characteris	aracterized but n Stic (Note s Min t 2.5	ot tested. 9) 5 V <sub>C</sub>	<sub>H</sub> – 0.3		Uni	ts	Conditi Figure	ons 1
C <sub>I/O OFF</sub> Note 8: T <sub>A</sub> = Under Symbol V <sub>OUTU</sub> Note 9: This	+25°C, f = 1 M <b>shoot (</b> Output Voltage test is intended	Hz, Capacitance is cha Characteris Parameter ge During Undershoo	aracterized but n Stic (Note s Min t 2.5	ot tested. 9) 5 V <sub>C</sub> 6 capabilities	H – 0.3 by maintain		Uni V gnal integrity V <sub>TR1</sub>	ts	Conditi Figure	ons 1

