

May 2001 Revised June 2005

FSTD16861 20-Bit Bus Switch with Level Shifting

General Description

The Fairchild Switch FSTD16861 provides 20-bits of highspeed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. A diode to V_{CC} has been integrated into the circuit to allow for level shifting between 5V inputs and 3.3V outputs.

The device is organized as a 10-bit or 20-bit bus switch. When $\overline{\text{OE}}_1$ is LOW, the switch is ON and Port 1A is connected to Port 1B. When $\overline{\text{OE}}_2$ is LOW, Port 2A is connected to Port 2B. When $\overline{\rm OE}_{\rm X}$ is HIGH, a high impedance state exists between the A and B Ports.

Features

- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.
- TruTranslation™ voltage translation from 5.0V inputs to 3.3V outputs
- Power-off high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)

Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:


Order Number	Package Number				$\overline{}$	Package Description	
FSTD16861MTD	MTD48	48-Le	ead Thin	Shrin	k Small	Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

TruTranslation™ is trademark of Fairchild Semiconductor Corporation

Connection Diagram



Logic Diagram



Pin Descriptions

Pin Name	Description				
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables				
1A _n , 2A _n	Bus A				
1B _n , 2B _n	Bus B				

Truth Table								
	Inp	uts	Inputs/0	Outputs				
	OE ₁	OE ₂	1A, 1B	2A, 2B				
	L	L	1A = 1B	2A = 2B				
	L	Н	1A = 1B	Z				
	Н	L	Z	2A = 2B				
	Н	Н	Z	Z				

H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance

Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions (Note 5)

 $\begin{array}{lll} \mbox{Power Supply Operating (V_{CC})} & 4.5\mbox{V to } 5.5\mbox{V} \\ \mbox{Input Voltage (V_{IN})} & 0\mbox{V to } 5.5\mbox{V} \\ \mbox{Output Voltage (V_{OUT})} & 0\mbox{V to } 5.5\mbox{V} \\ \end{array}$

Input Rise and Fall Time $(t_{\text{r}},\,t_{\text{f}})$

Switch Control Input 0 ns/V to 5 ns/V Switch I/O 0 ns/V to DC

Free Air Operating Temperature (T_A) $\,$ -40 °C to +85 °C $\,$

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: V_{S} is the voltage observed/applied at either the A or B Ports across the switch.

Note 4: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 5: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

		V _{CC}	T _A =	-40 °C to +8	5 °C	400	Conditions
Symbol	Parameter	(V)	Min	Typ (Note 6)	Max	Units	
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.5-5.5	2.0	, ,		V	
V _{IL}	LOW Level Input Voltage	4.5 -5.5			0.8	V	
V _{OH}	HIGH Level	4.5-5.5		See Figure 3	•	V	
I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V _{IN} = 5.5V
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤ A, B ≤ V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64 mA
	(Note 7)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30 mA
		4.5		35	50	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA
I _{CC}	Quiescent Supply Current	5.5			1.5	mA	OE ₁ = OE ₂ = GND
					1.5		$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
					10	μА	$OE_1 = OE_2 = V_{CC}$
					10	μΛ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One Input at 3.4V
							Other Inputs at V _{CC} or GND

Note 6: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 7: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter	C _L = 50pF, RI	C to +85 °C, U = RD = 500Ω 5 – 5.5V	Units	Conditions	Figure Number
		Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus-to-Bus (Note 8)		0.25	ns	V _I = OPEN	Figures 1, 2
t _{PZH} , t _{PZL}	Output Enable Time	1.0	6.0	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 1, 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.0	7.0	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 1, 2


Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 9)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	V _{CC} = 5.0V, V _{IN} = 0V
C _{I/O}	Input/Output Capacitance "OFF State"	6		pF	V_{CC} , $\overline{OE} = 5.0V$, $V_{IN} = 0V$

Note 9: T_A = +25°C, f = 1 Mhz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms



Physical Dimensions inches (millimeters) unless otherwise noted -B-9.20 8.10 ALL LEAD TIPS IDENT 0.90+0.15 0.09-0.20 ♦ 0.13\(\text{0} \) A B\(\text{S} \) C\(\text{S} \) 12.00" TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED. DATE 4/97. B. DIMENSIONS ARE IN MILLIMETERS. 0.60+0.10 DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND THE BAR EXTRUSIONS. AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Technology Description

MTD48REVC

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384(FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com