

April 2000

QFET™

FQD16N15 / FQU16N15

150V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as audio amplifire, high efficiency switching for DC/DC converters, and DC motor control, uninterrupted power supply.

Features

- 11.8A, 150V, $R_{DS(on)} = 0.16\Omega @V_{GS} = 10 V$
- Low gate charge (typical 23 nC)
- Low Crss (typical 30 pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQD16N15 / FQU16N15	Units	
V _{DSS}	Drain-Source Voltage		150	V	
I _D	Drain Current - Continuous (T _C = 25°C)		11.8	Α	
	- Continuous (T _C = 100°C	;)	7.45	Α	
I _{DM}	Drain Current - Pulsed	(Note 1)	47.2	Α	
V _{GSS}	Gate-Source Voltage		± 25	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	230	mJ	
I _{AR}	Avalanche Current	(Note 1)	11.6	Α	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	5.5	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns	
P _D	Power Dissipation (T _A = 25°C) *		2.5	W	
	Power Dissipation (T _C = 25°C)		55	W	
	- Derate above 25°C		0.44	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

Thermal Characteristics


Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.27	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	150			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.17		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 150 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 120 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 25 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -25 V, V _{DS} = 0 V			-100	nA
On Cha	aracteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 5.9 A		0.123	0.16	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 5.9 A		8.5		S
C _{iss} C _{oss} C _{rss}	Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$ $V_{DD} = 75 \text{ V}, I_{D} = 16.4 \text{ A},$ $R_{DD} = 25.0 \text{ A}$	7/12	145 30	190 40	pF pF
C _{oss}	' '	f = 1.0 MHz	70			
Switch	ing Characteristics	237	C			
t _{d(on)}	Turn-On Delay Time	V - 75 V I - 40 4 A		11	30	ns
t _r	Turn-On Rise Time	$V_{DD} = 75 \text{ V}, I_D = 16.4 \text{ A},$		115	240	ns
t _{d(off)}	Turn-Off Delay Time	$R_G = 25 \Omega$		50	110	ns
t _f	Turn-Off Fall Time			80	170	ns
Q _q	Total Gate Charge	V _{DS} = 120 V, I _D = 16.4 A,		23	30	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V		4.5		nC
Q _{gd}	Gate-Drain Charge			11		nC
		nd Maximum Ratings				
	Source Diode Characteristics an				11 2	Δ
I _S	Maximum Continuous Drain-Source Dic	ode Forward Current			11.8	Α
I _S	Maximum Continuous Drain-Source Dic Maximum Pulsed Drain-Source Diode F	ode Forward Current Forward Current			47.2	Α
I _S	Maximum Continuous Drain-Source Dic	ode Forward Current				

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 2.75mH, J_{AS} = 11.8A, V_{DD} = 25V, R_{G} = 25 Ω , Starting T_{J} = 25°C 3. I_{SD} ≤ 16.4A, di/dt ≤ 300A/ μ s, V_{DD} ≤ BV $_{DS}$, Starting T_{J} = 25°C 4. Pulse Test : Pulse width ≤ 300 μ s, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics







Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage

Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature






Figure 5. Capacitance Characteristics

Figure 6. Gate Charge Characteristics




Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature







Figure 11. Transient Thermal Response Curve

Gate Charge Test Circuit & Waveform $V_{\text{GS}} \\$ Same Type as DUT 10V F VDS DUT Charge Resistive Switching Test Circuit & Waveforms DUT **Unclamped Inductive Switching Test Circuit & Waveforms** $E_{AS} = \frac{1}{2} LI_{AS}^2 \frac{BV_{DSS}}{BV_{DSS} - V_{DD}}$ $\mathrm{BV}_{\mathrm{DSS}}$ IAS $R_{\text{\tiny G}}$ = V_{DD} $I_D(t)$ V_{DD} $V_{DS}(t)$ DUT Time


Peak Diode Recovery dv/dt Test Circuit & Waveforms








Body Diode Reverse Current





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

FAST[®] Quiet SeriesTM SuperSOTTM-3 GTOTM SuperSOTTM-6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.