

GS1528 HD-LINX™ II Multi-Rate SDI Dual Slew-Rate Cable Driver

GS1528 Data Sheet

Features

- SMPTE 292M, SMPTE 344M and SMPTE 259M compliant
- dual coaxial cable driving outputs with selectable slew rate
- 50Ω differential PECL input
- seamless interface to other HD-LINX™ II family products
- Pb-free and RoHS Compliant
- single 3.3V power supply operation
- operating temperature range: 0°C to 70°C

Applications

 SMPTE 292M, SMPTE 344M and SMPTE 259M Coaxial Cable Serial Digital Interfaces.


Description

The GS1528 is a second generation high-speed bipolar integrated circuit designed to drive one or two 75Ω co-axial cables at data rates up to 1.485Gb/s. The GS1528 provides two selectable slew rates in order to achieve compliance to SMPTE 259M, SMPTE 344M and SMPTE 292M.

The GS1528 accepts a LVPECL level differential input that may be AC coupled. External biasing resistors at the inputs are not required.

Power consumption is typically 160mW using a 3.3V power supply.

This component and all homogeneous subcomponents are ROHS compliant.



Functional Block Diagram

GENNUM 16632 - 5 June 2005 1 of 13

GENNUM

Contents

Features	1
Applications	1
Description	1
Electrical Characteristics	3
1.1 Absolute Maximum Ratings	3
1.2 DC Electrical Characteristics	3
1.3 AC Electrical Characteristics	4
2. Pin Out	5
2.1 Pin Assignment	5
2.2 Pin Descriptions	5
2.3 Input/Output Circuits 3. Detailed Description 3.1 Input Interfacing 3.2 SD/HD	6
3. Detailed Description	7
3.1 Input Interfacing	7
3.2 SD/HD	7
3.3 Output Interfacing	/
3.4 Output Return Loss Measurement	9
3.5 Output Amplitude Adjustment	10
4. Application Information	11
4.1 PCB Layout	11
4.2 Typical Application Cirucit	11
5. Package Dimensions	12
5.1 Ordering Information	12
6. Revision History	13

16632 - 5 June 2005 2 of 13

1. Electrical Characteristics

1.1 Absolute Maximum Ratings

T_A = 25°C unless otherwise indicated

Value
-0.5V to 3.6 V _{DC}
500V
-50°C < T _s < 125°C
-0.3 to (V _{CC} +0.3)V
0°C to 70°C
300mW
260°C

CAUTION The GS1528 is sensitive to electrostatic discharge. Use extreme caution, observing all ESD-prevention practices, during handling and assembly. The SDI inputs of the GS1528 must be protected from electrostatic discharge and electrical overstress during the handling and operation of circuit assemblies

1.2 DC Electrical Characteristics

Table 1-1: DC Electrical Characteristics

 V_{DD} = 3.3V, T_A = 0°C to 70°C, unless otherwise shown

Parameter	Conditions	Symbol	Min	Тур	Max	Units	Notes	Test Levels
Supply Voltage		V _{CC}	3.135	3.3	3.465	٧	±5%	3
Power Consumption	T _A = 25°C	P_{D}	-	160	-	mW		5
Supply Current	T _A = 25°C	I_S	-	48	-	mA		1
Output Voltage	Common mode	V _{CMOUT}	-	V _{CC} - V _{OUT}	-	-		6
Input Voltage	Common mode	V _{CMIN}	1.6 + ΔV _{SDI} /2	_	V _{CC} - ΔV _{SDI} /2	V		5
SD/HD Input		V _{IH}	2.4	_	-	V		7
		V _{IL}	-	_	0.8	V		7

GENNUM 16632 - 5 June 2005 3 of 13

1.3 AC Electrical Characteristics

Table 1-2: AC Electrical Characteristics

 V_{DD} = 3.3V, T_A = 0°C to 70°C, unless otherwise shown

Parameter	Conditions	Symbol	Min	Тур	Max	Units	Notes	Test Levels
Serial input data rate		DR _{SDO}	-	_	1.485	Gb/s	2	1
Additive jitter	1.485Gb/s		-	15	-	ps _{p-p}		1
	270Mb/s		_	25	-	ps _{p-p}		1
Rise/Fall time	SD/HD=0	t _r , t _f	-	_	220	ps	20% to 80%	1
	SD/HD=1	t _r , t _f	400	-	800	ps	20% to 80%	1
Mismatch in rise/fall time		$\triangle t_r$, $\triangle t_f$	-	-	30	ps		1
Duty cycle distortion			-	-	30	ps		1
Overshoot			-	-	8	%		1
Output Return Loss		ORL	15	-	C	dB	1	7
Output Voltage Swing	Single Ended into 75Ω external load $R_{SET} = 750\Omega$	V _{OUT}	750	800	850	mV _{p-p}		1
Input Voltage Swing	Differential	△V _{SDI}	300	-	2000	mV _{p-p}		1

TEST LEVELS

- 1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges.
- 2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated test
- 3. Production test at room temperature and nominal supply voltage.
- 4. QA sample test.
- 5. Calculated result based on Level 1, 2, or 3.
- 6. Not tested. Guaranteed by design simulations.
- 7. Not tested. Based on characterization of nominal parts.
- 8. Not tested. Based on existing design/characterization data of similar product.
- 9. Indirect test.

NOTES:

- 1. Tested on CB1528 board from 5MHz to 1.435GHz
- 2. The input coupling capacitor must be set accordingly for lower data rates.

GENNUM 16632 - 5 June 2005 4 of 13

2. Pin Out

2.1 Pin Assignment




Figure 2-1: 8-Pin SOIC


2.2 Pin Descriptions

Table 2-1: Pin Descriptions

	Figure 2-1: 8-Pin SOIC			
2.2 Pin De	escriptions	5	Tom.cn	
Table 2-1: Pin D	escriptions		The comments of the comments o	
Pin Number	Name	Туре	Description	
1,2	SDI, SDI	PECL INPUT	Serial digital differential input.	
4	R _{SET}	INPUT	External output amplitude control resistor.	
6	SD/HD	LOGIC INPUT	Output slew rate control. When HIGH, the output will meet SMPTE259M rise/fall time specifications. When LOW, the serial outputs will meet SMPTE292M rise/fall time specifications.	
7, 8	SDO, SDO	OUTPUT	Serial digital differential output.	
3	V _{EE}	POWER	Most negative power supply connection. Connect to GND.	
5	V _{CC}	POWER	Most positive power supply connection. Connect to +3.3V.	

16632 - 5 June 2005 5 of 13 **GENNUM**

2.3 Input/Output Circuits






Figure 2-3: Differential Output Stage (SDO/SDO) IREF derived using RSET




Figure 2-4: Slew Rate Select Input Stage (SD/HD)

16632 - 5 June 2005 6 of 13 **GENNUM**

3. Detailed Description

3.1 Input Interfacing

SDI/SDI are high impedance differential inputs. (See Figure 2-1 1 for equivalent input circuit).

Several conditions must be observed when interfacing to these inputs:

- 1. The differential input signal amplitude must be between 300 and 2000mVpp.
- 2. The common mode voltage range must be as specified in the Table 1-1: DC Electrical Characteristics.
- 3. For input trace lengths longer than approximately 1cm, the inputs should be terminated as shown in the Typical Application Circuit.

The GS1528 inputs are self-biased, allowing for simple AC coupling to the device. For serial digital video, a minimum capacitor value of 4.7µF should be used to allow coupling of pathological test signals. A tantalum capacitor is recommended.

$3.2 SD/\overline{HD}$

The GS1528 SDO rise and fall times can be set to comply with both SMPTE 259M/344M and SMPTE 292M. For all SMPTE 259M standards, or any data rate that requires longer rise and fall time characteristics, the SD/HD pin must be set to a HIGH INPUT. For SMPTE 292M standards and signals which require faster rise and fall times, this pin should be set to a LOW INPUT.

3.3 Output Interfacing

The GS1528 outputs are current mode, and will drive 800mV into a 75Ω load. These outputs are protected from accidental static damage with internal static protection diodes.

The SMPTE 292M, SMPTE 344M and SMPTE 259M standards requires that the output of a cable driver have a source impedance of 75Ω and a return loss of at least 15dB between 5MHz and 1.485GHz.

In order for an SDI output circuit using the GS1528 to meet this specification, the output circuit shown in the Typical Application Circuit is recommended.

The value of L_{COMP} will vary depending on the PCB layout, with a typical value of 5.6nH (see the Application Information on page 11 in this data sheet for further details). A 4.7 μ F capacitor is used for AC coupling the output of the GS1528. This value is chosen to ensure that pathological signals can be coupled without a significant DC component occurring.

GENNUM 16632 - 5 June 2005 7 of 13




Figure 3-1: Output signal for 270Mb/s input




Figure 3-2: Output signal for 1.485Gb/s input

When measuring return loss at the GS1528 output, it is necessary to take the measurement for both a logic high and a logic low output condition. This is because the output protection diodes act as a varactor (voltage controlled capacitor) as shown in Figure 3-3.

Consequently, the output capacitance of the GS1528 is dependent on the logic state of the output.

GENNUM 16632 - 5 June 2005 8 of 13




Figure 3-3: Static Protection Diodes

3.4 Output Return Loss Measurement

To perform a practical return loss measurement, it is necessary to force the GS1528 output to a DC high or low condition. The actual measured return loss will be based on the outputs being static at V_{CC} or V_{CC} -1.6V. Under normal operating conditions the outputs of the GS1528 swing between V_{CC} -0.4V and V_{CC} -1.2V, so the measured value of return loss will not represent the actual operating return loss.

A simple method of calculating the values of actual operating return loss is to interpolate the two return loss measurements. In this way, the values of return loss are estimated at V_{CC} -0.4V and V_{CC} -1.2V based on the measurements at V_{CC} and V_{CC} -1.6V.

The two values of return loss (high and low) will typically differ by several decibels. If the measured return loss is R_H for logic high and R_L for logic low, then the two values can be interpolated as follows:

$$R_{IH} = R_{H^-} (R_{H^-}R_{I})/4$$
 and

$$R_{IL} = R_L + (R_H - R_L)/4$$

where R_{IH} is the interpolated logic high value and R_{IL} is the interpolated logic low value

For example, if $R_{\rm H}$ = -18dB and $R_{\rm L}$ = -14dB, then the interpolated values are $R_{\rm IH}$ = -17dB and $R_{\rm IL}$ = -15dB.

GENNUM 16632 - 5 June 2005 9 of 13

3.5 Output Amplitude Adjustment

The output amplitude of the GS1528 can be adjusted by changing the value of the R_{SET} resistor as shown in Figure 3-4 and Table 3-1: RSET vs VOD. For an $800 \text{mV}_{\text{p-p}}$ output with a nominal ±7% tolerance, a value of 750Ω is required. A ±1% SMT resistor should be used.




Figure 3-4: Output Amplitude Adjustment

The R_{SET} resistor is part of the high speed output circuit of the GS1528. The resistor should be placed as close as possible to the R_{SET} pin. In addition, the PCB capacitance should be minimized at this node by removing the PCB groundplane beneath the R_{SET} resistor and the R_{SET} pin.

Table 3-1: R_{SET} vs V_{OD}

R _{SET} R (Ω)	Output Swing
995	608
824	734
750	800
600	884
573	1040

NOTE: For reliable operation of the GS1528 over the full temperature range, do not use an R_{SET} value below 573 Ω .

GENNUM 16632 - 5 June 2005 10 of 13

4. Application Information

4.1 PCB Layout

Special attention must be paid to component layout when designing serial digital interfaces for HDTV. An FR-4 dielectric can be used, however, controlled impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance:


The PCB trace width for HD rate signals is closely matched to SMT component width to minimize reflections due to changes in trace impedance.

The PCB groundplane is removed under the GS1528 output components to minimize parasitic capacitance.

The PCB ground plane is removed under the GS1528 R_{SET} pin and resistor to minimize parasitic capacitance.

Input and output BNC connectors are surface mounted in-line to eliminate a transmission line stub caused by a BNC mounting via high speed traces which are curved to minimize impedance variations due to change of PCB trace width.

4.2 Typical Application Cirucit



NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted.

GENNUM 16632 - 5 June 2005 11 of 13

GS1528 Data Sheet

GENNUM

5. Package Dimensions




Figure 5-1: 8 Pin SOIC

5.1 Ordering Information

Part Number	Package	Temperature	Pb-Free and RoHS Compliant
GS1528-CKA	8 pin SOIC	0°C to 70°C	No
GS1528-CTA	8 pin SOIC Tape	0°C to 70°C	No
GS1528-CKAE3	8 pin SOIC	0°C to 70°C	Yes
GS1528-CTAE3	8 pin SOIC Tape	0°C to 70°C	Yes

GENNUM 16632 - 5 June 2005 12 of 13

6. Revision History

Version	ECR	Date	Changes and / or Modifications
4	136566	April 2005	Updated 'Green' references to RoHS Compliant.
5	137163	June 2005	Rephrased RoHS compliance statement.



CAUTION

ELECTROSTATIC SENSITIVE DEVICES
DO NOT OPEN PACKAGES OR HANDLE
EXCEPT AT A STATIC-FREE WORKSTATION



DOCUMENT IDENTIFICATION

DATA SHEET

The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible.

GENNUM CORPORATION

Mailing Address: P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3 Shipping Address: 970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5 Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946

GENNUM JAPAN CORPORATION

Shinjuku Green Tower Building 27F, 6-14-1, Nishi Shinjuku, Shinjuku-ku, Tokyo, 160-0023 Japan Tel. +81 (03) 3349-5501, Fax. +81 (03) 3349-5505

GENNUM UK LIMITED

25 Long Garden Walk, Farnham, Surrey, England GU9 7HX Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

GENNUM and the G logo are registered trademarks of Gennum Corporation.

© Copyright 2002 Gennum Corporation. All rights reserved. Printed in Canada. www.gennum.com

GENNUM 16632 - 5 June 2005 13 of 13