

Document Title

1M x 16 bit Dynamic RAM with EDO Page Mode

Revision History

Revision NoHistory0AInitial Draft

Draft Date Remark September 28,2001





1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE **FEATURES**

- Extended Data-Out (EDO) Page Mode access cycle
- TTL compatible inputs and outputs; tristate I/O
- Refresh Interval: 1,024 cycles /16 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- · JEDEC standard pinout
 - Single power supply: 5V ± 10% (IC41C16100A(S)) 3.3V ± 10% (IC41LV16100A(S))
- Byte Write and Byte Read operation via two CAS
- Self Refresh 1024 cycles for S version •

DESCRIPTION

The *ICSI* IC41C16100A(S) and IC41LV16100A(S) are 1,048, 576 x 16-bit high-performance CMOS Dynamic Random Access Memories. These devices offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 20 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the 16100 series ideal for use in 16-, 32-bit wide data bus systems.

These features make the IC41C16100A(S) and IC41LV16100A (S) ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IC41C16100A(S) and IC41LV16100A(S) are packaged in a 42-pin 400mil SOJ and 400mil 50- (44-) pin TSOP-2. 3. 3.

KEY TIMING PARAMETERS

KEY TIMING PARAMETERS	3	34		
Parameter	-50	-60	Unit	
Max. RAS Access Time (trac)	50	60	ns	_
Max. CAS Access Time (tcac)	13	15	ns	
Max. Column Address Access Time (taa)	25	30	ns	
Min. EDO Page Mode Cycle Time (tPc)	20	25	ns	
Min. Read/Write Cycle Time (tRc)	84	104	ns	

42-Pin SOJ

PIN CONFIGURATIONS 50(44)-Pin TSOP-2

VCC 1 50 GND I/O0 2 49 I/O15 I/O1 3 48 I/O14 I/O2 4 47 I/O13 I/O3 5 46 I/O12 VCC 6 45 GND I/O4 7 44 I/O11 I/O5 8 43 I/O10 I/O6 9 42 I/O9 I/O7 10 41 I/O8 NC 11 40 NC NC 15 36 NC NC 16 35 LCAS WE 17 34 UCAS RAS 18 33 OE NC 19 32 A9 NC 20 31 A8 A0 21 30 A7 A1 22 29 A6 A2 23 28 A5	VCC 1 42 GND I/O0 2 41 I/O15 I/O1 3 40 I/O15 I/O1 3 40 I/O14 I/O2 4 39 I/O13 I/O2 4 39 I/O13 I/O2 4 39 I/O14 I/O2 4 39 I/O13 I/O2 4 39 I/O13 I/O3 5 38 I/O12 VCC 6 37 GND I/O4 7 36 I/O11 I/O5 8 35 I/O10 I/O6 9 34 I/O9 I/O7 10 33 I/O8 NC 11 32 NC NC 12 31 ICAS WE 13 30 IUCAS RAS 14 29 OE NC 15 28 A9 NC 16 27 A8 A0 17 26
A2 23 28 A5 A3 24 27 A4 VCC 25 26 GND	A2 [19 24] A5 A3 [20 23] A4 VCC [21 22] GND


PIN DESCRIPTIONS

A0-A9	Address Inputs
I/O0-15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



FUNCTIONAL BLOCK DIAGRAM





TRUTH TABLE

Function		RAS	LCAS	UCAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Н	Х	Х	Х	High-Z
Read: Word		L	L	L	Н	L	ROW/COL	Dout
Read: Lower Byte		L	L	Н	Н	L	ROW/COL	Lower Byte, Dout Upper Byte, High-Z
Read: Upper Byte		L	Н	L	Н	L	ROW/COL	Lower Byte, High-Z Upper Byte, Dout
Write: Word (Early Write)		L	L	L	L	Х	ROW/COL	Din
Write: Lower Byte (Early V	Vrite)	L	L	Н	L	Х	ROW/COL	Lower Byte, DIN Upper Byte, High-Z
Write: Upper Byte (Early V	Vrite)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z Upper Byte, DIN
Read-Write ^(1,2)		L	L	L	H→L	L→H	ROW/COL	Dout, Din
EDO Page-Mode Read ⁽²⁾	1st Cycle:	L	H→L	H→L	Н	L	ROW/COL	Dout
	2nd Cycle:	L	H→L	H→L	Н	L	NA/COL	Dout
	Any Cycle:	L	L→H	L→H	Н	L	NA/NA	Dout
EDO Page-Mode Write ⁽¹⁾	1st Cycle:	L	H→L	H→L	L	X	ROW/COL	Din
	2nd Cycle:	L	$H \rightarrow L$	H→L	L	X	NA/COL	Din
EDO Page-Mode ^(1,2)	1st Cycle:	L	H→L	H→L	H	L→H	ROW/COL	Dout, Din
Read-Write	2nd Cycle:	L	H→L	H→L	H-→L	L→H	NA/COL	Dout, Din
Hidden Refresh	Read ⁽²⁾ L	→H→L	L	L	HC	L	ROW/COL	Dout
	Write ^(1,3) L	_→H→L	-	<u> </u>	E	Х	ROW/COL	Din
RAS-Only Refresh		L	<u>H</u>	Н	Х	Х	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾		H–→L	L	L	Х	Х	Х	High-Z

Notes:

These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
EARLY WRITE only.

4. At least one of the two \overline{CAS} signals must be active (\overline{LCAS} or \overline{UCAS}).

Functional Description

The IC41C16100A(S) and IC41LV16100A(S) is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits. These are entered ten bits (A0-A9) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first ten bits and CAS is used the latter ten bits.

The IC41C16100A(S) and IC41LV16100A(S) has two CAS controls, LCAS and UCAS. The LCAS and UCAS inputs internally generates a CAS signal functioning in an identical manner to the single CAS input on the other 1M x 16 DRAMs. The key difference is that each CAS controls its corresponding I/O tristate logic (in conjunction with \overline{OE} and WE and RAS). LCAS controls I/O0 through I/O7 and UCAS controls I/O8 through I/O15.

The IC41C16100A(S) and IC41LV16100A(S) CAS function is determined by the first CAS (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the IC41C16100A(S) and IS41LV16100A(S) both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bring RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum trastime has expired. A new cycle must not be initiated until the minimum precharge time tRP, tcP has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding WE HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, taa, tcac and toEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of \overline{CAS} or \overline{WE} , whichever occurs first.

Refresh Cycle

To retain data, 1,024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory.

- 1. By clocking each of the 1,024 row addresses (A0 through A9) with RAS at least once every 16 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh



cycle, an internal 10-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Self Refresh Cycle

The Self Refresh allows the user a dynamic refresh, data retention mode at the extended refresh period of 128 ms. i.e., 125 μ s per row when using distributed CBR refreshes. The feature also allows the user the choice of a fully static, low power data retention mode. The optional Self Refresh feature is initiated by performing a CBR Refresh cycle and holding RAS LOW for the specified tRASS.

The Self Refresh mode is terminated by driving RAS HIGH for a minimum time of tRPs. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh.

However, if the DRAM controller utilizes a RAS-only or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

Extended Data Out Page Mode

EDO page mode operation permits all 1,024 columns within a selected row to be randomly accessed at a high data rate.

In EDO page mode read cycle, the data-out is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, the valid data output time in EDO page mode is extended compared with the fast page mode. In the fast page mode, the valid data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in EDO page mode, the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

In EDO page mode, due to the extended data function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same.

The EDO page mode allows both read and write operations during one RAS cycle, but the performance is equivalent to that of the fast page mode in that case.

Power-On

After application of the Vcc supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that RAS track with Vcc or be held at a valid VIH to avoid current surges.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameters		Rating	Unit
VT	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	
Vcc	Supply Voltage	5V	-1.0 to +7.0	V
		3.3V	–0.5 to +4.6	
Ιουτ	Output Current		50	mA
Pd	Power Dissipation		1	W
TA	Commercial Operation Temperature		0 to +70	°C
Tstg	Storage Temperature		-55 to +125	°C

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min	Тур.	Max.	Unit
Vcc	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
Vін	Input High Voltage	5V	2.4	_	Vcc + 1.0	V
		3.3V	2.0		Vcc + 0.3	
VIL	Input Low Voltage	5V	-1.0		0.8	V
		3.3V	-0.3	—	0.8	
TA	Commercial Ambient Temperature		0	_	70	°C

CAPACITANCE^(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A9	5	pF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O15	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz.

ELECTRICAL CHARACTERISTICS⁽¹⁾

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
lι∟	Input Leakage Current	Any input $0V \le V_{IN} \le V_{CC}$ Other inputs not under test = $0V$		-5	5	μΑ
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V ≤ Vou⊤ ≤ Vcc		-5	5	μA
Vон	Output High Voltage Level	Іон = –5.0 mA (5V) Іон = –2.0 mA (3.3V)		2.4	_	V
Vol	Output Low Voltage Level	IoL = 4.2 mA (5V) IoL = 2.0 mA (3.3V)		—	0.4	V
Icc1	Standby Current: TTL	$\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}} \ge V_{\text{IH}}$ Commerical	5V 3.3V	_	2 2	mA
Icc2	Standby Current: CMOS	$\overline{\text{RAS}}, \overline{\text{LCAS}}, \overline{\text{UCAS}} \ge \text{Vcc} - 0.2\text{V}$	5V 3.3V	_	1 0.5	mA
Іссз	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	RAS, LCAS, UCAS, Address Cycling, trc = trc (min.)	-50 -60		160 145	mA
ICC4	Operating Current: EDO Page Mode ^(2,3,4) Average Power Supply Current	$\overline{RAS} = VIL, \overline{LCAS}, \overline{UCAS}, Cycling tec = tec (min.)$	-50 -60	_	90 80	mA
ICC5	Refresh Current: RAS-Only ^(2,3) Average Power Supply Current	RAS Cycling,LCAS,UCAS \geq VIHtrc = trc (min.)	-50 -60	_	160 145	mA
Icc6	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	$\overline{RAS}, \overline{LCAS}, \overline{UCAS} \text{ Cycling}$ trc = trc (min.)	-50 -60	_	160 145	mA
lccs	Self Refresh Current	Self Refresh mode	5V		500	μA
			3.3V		300	μA

Notes:

1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.

2. Dependent on cycle rates.

- 3. Specified values are obtained with minimum cycle time and the output open.
- 4. Column-address is changed once each EDO page cycle.
- 5. Enables on-chip refresh and address counters.



AC CHARACTERISTICS^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			50	-(60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	84		104		ns
t RAC	Access Time from RAS ^(6, 7)		50		60	ns
tCAC	Access Time from CAS ^(6, 8, 15)		13		15	ns
tAA	Access Time from Column-Address ⁽⁶⁾		25		30	ns
tras	RAS Pulse Width	50	10K	60	10K	ns
t RP	RAS Precharge Time	30		40		ns
tCAS	CAS Pulse Width ⁽²⁶⁾	8	10K	10	10K	ns
tCP	CAS Precharge Time ^(9, 25)	10		10		ns
t CSH	CAS Hold Time (21)	38		40		ns
trcd	RAS to CAS Delay Time ^(10, 20)	12	37	14	45	ns
tasr	Row-Address Setup Time	0		0		ns
t RAH	Row-Address Hold Time	8	_	10		ns
tasc	Column-Address Setup Time ⁽²⁰⁾	0		0		ns
tсан	Column-Address Hold Time ⁽²⁰⁾	🦹 🤻 8_	0	10		ns
t RAD	RAS to Column-Address Delay Time ⁽¹¹⁾	10	25	12	30	ns
t RAL	Column-Address to RAS Lead Time 🛛 🚽 💷	25		30		ns
trsh	RAS Hold Time ⁽²⁷⁾	8		10		ns
t RHCP	RAS Hold Time from CAS Precharge	35		37		ns
tcLZ	CAS to Output in Low-Z ^(15, 29)	0		0		ns
t CRP	CAS to RAS Precharge Time ⁽²¹⁾	5		5		ns
top	Output Disable Time ^(19, 28, 29)	0	12	0	15	ns
toe	Output Enable Time ^(15, 16)		12		15	ns
toed	Output Enable Data Delay (Write)	20		20		ns
toeнc	OE HIGH Hold Time from CAS HIGH	5		5		ns
toep	OE HIGH Pulse Width	10		10		ns
trcs	Read Command Setup Time ^(17, 20)	5		5		ns
t RRH	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	10		10	—	ns
trcн	Read Command Hold Time (referenced to CAS) ^(12, 17, 21)	0		0	_	ns
twcн	Write Command Hold Time ^(17, 27)	8		10		ns
twp	Write Command Pulse Width ⁽¹⁷⁾	8		10		ns
twpz	WE Pulse Widths to Disable Outputs	10		10		ns
trwl	Write Command to RAS Lead Time ⁽¹⁷⁾	13		15		ns
tcwL	Write Command to CAS Lead Time ^(17, 21)	8		10		ns
twcs	Write Command Setup Time ^(14, 17, 20)	0		0		ns



AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

		-	50	-(60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
toeн	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	—	10	—	ns
tos	Data-In Setup Time ^(15, 22)	0	_	0		ns
tDH	Data-In Hold Time ^(15, 22)	8		10		ns
trwc	READ-MODIFY-WRITE Cycle Time	108	_	133	_	ns
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾	64		77	_	ns
tcwD	CAS to WE Delay Time ^(14, 20)	26	_	32		ns
tawd	Column-Address to WE Delay Time ⁽¹⁴⁾	39	_	47		ns
tpc	EDO Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	20	_	25	_	ns
t RASP	RAS Pulse Width in EDO Page Mode	<u> </u>	100K	60	100K	ns
t CPA	Access Time from CAS Precharge ⁽¹⁵⁾	1 3 PL	30		35	ns
t PRWC	EDO Page Mode READ-WRITE Cycle Time ⁽²⁴⁾	50 5 5	—	68		ns
tсон	Data Output Hold after CAS LOW	5		5		ns
t OFF	Output Buffer Turn-Off Delay from CAS or RAS ^(13,15,19,29)	0	12	0	15	ns
twnz	Output Disable Delay from WE	3	10	3	10	ns
t CSR	CAS Setup Time (CBR REFRESH) ^(30, 20)	5		5		ns
t CHR	CAS Hold Time (CBR REFRESH)(30, 21)	8	_	10		ns
t RPC	RAS to CAS Precharge Time	5		5		ns
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0		0	—	ns
t REF	Auto Refresh Period (1,024 Cycles)	_	16	_	16	ms
tτ	Transition Time (Rise or Fall) ^(2, 3)	1	50	1	50	ns

AC TEST CONDITIONS

Output load: Two TTL Loads and 50 pF (Vcc = $5.0V \pm 10\%$) One TTL Load and 50 pF (Vcc = $3.3V \pm 10\%$)

Input timing reference levels: $V_{IH} = 2.4V$, $V_{IL} = 0.8V$ (Vcc = 5.0V ±10%); $V_{IH} = 2.0V$, $V_{IL} = 0.8V$ (Vcc = 3.3V ±10%)

Output timing reference levels: VoH = 2.0V, VoL = 0.8V (Vcc = 5V \pm 10%, 3.3V \pm 10%)




Notes:

- An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
- 5. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that trcd < trcd (MAX). If trcd is greater than the maximum recommended value shown in this table, trac will increase by the amount that trcd exceeds the value shown.
- 8. Assumes that tRCD > tRCD (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
- 12. Either tRCH or tRRH must be satisfied for a READ cycle.
- 13. toFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 14. twcs, twwp, tawp and tcwp are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs > twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwp > trwp (MIN), tawp > tawp (MIN) and tcwp > tcwp (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as WE going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toen met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toen is met.
- 19. The I/Os are in open during READ cycles once top or topp occur.
- 20. The first $\chi \overline{CAS}$ edge to transition LOW.
- 21. The last $\chi \overline{CAS}$ edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling $\chi \overline{CAS}$ edge to first rising $\chi \overline{CAS}$ edge.
- 24. Last rising $\chi \overline{CAS}$ edge to next cycle's last rising $\chi \overline{CAS}$ edge.
- 25. Last rising $\chi \overline{CAS}$ edge to first falling $\chi \overline{CAS}$ edge.
- 26. Each $\chi \overline{CAS}$ must meet minimum pulse width.
- 27. Last $\chi \overline{CAS}$ to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.



READ CYCLE




Note:

1. toff is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.




EARLY WRITE CYCLE (OE = DON'T CARE)






READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)





EDO-PAGE-MODE READ CYCLE




Note:

1. tPc can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPc specifications.




EDO-PAGE-MODE EARLY-WRITE CYCLE





EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles)




Note:

1. tPc is for LATE WRITE only. tPc can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPc specifications.




EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Psuedo READ-MODIFY WRITE)






AC WAVEFORMS

READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)





CBR REFRESH CYCLE (Addresses; \overline{WE} , \overline{OE} = DON'T CARE)




Notes:

- 1. A Hidden Refresh may also be performed after a Write Cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
- 2. toff is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.



SELF REFRESH CYCLE (Addresses : \overline{WE} and \overline{OE} = DON'T CARE)



TIMING PARAMETERS

TIMING PARAMET	ERS					- 8-
		4	50	-6	0	4.5
Symbol		Min.	Max.	Min.	Max.	Units
tснD		8	_	10	2	ns
tCP		10		10	0	ns
tCSR		5		5		ns
trass		100	<u> </u>	10 0	_	μs
tRP		30	70	40	—	ns
trps		84	—	104		ns
T RPC		5	_	5		ns

ORDERING INFORMATION: 5V Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
50	IC41C16100A-50K IC41C16100A-50T	400mil SOJ 400mil TSOP-2
60	IC41C16100A-60K IC41C16100A-60T	400mil SOJ 400mil TSOP-2

ORDERING INFORMATION: 5V Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
50	IC41C16100AS-50K IC41C16100AS-50T	400mil SOJ 400mil TSOP-2
60	IC41C16100AS-60K IC41C16100AS-60T	400mil SOJ 400mil TSOP-2



ORDERING INFORMATION: 3.3V

Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
50	IC41LV16100A-50K	400mil SOJ
	IC41LV16100A-50T	400mil TSOP-2
60	IC41LV16100A-60K	400mil SOJ
	IC41LV16100A-60T	400mil TSOP-2

ORDERING INFORMATION: 3.3V

Commercial Range: 0°C to 70°C			
peed (ns)	Order Part No.	Package	
50	IC41LV16100AS-50K IC41LV16100AS-50T	400mil SOJ 400mil TSOP-2	
60	IC41LV16100AS-60K IC41LV16100AS-60T	400mil SOJ 400mil TSOP-2	
1			



Integrated Circuit Solution Inc.

HEADQUARTER: NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000

> BRANCH OFFICE: 7F, NO. 106, SEC. 1, HSIN-TAI 5[™] ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www.icsi.com.tw