

# **Document Title**

64K x 16 bit Dynamic RAM with EDO Page Mode

# **Revision History**

Revision No	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0A	Initial Draft	November 15.2001	



The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.



# 64K x 16 (1-MBIT) DYNAMIC RAM WITH EDO PAGE MODE

#### **FEATURES**

- Extended Data-Out (EDO) Page Mode access cycle
- TTL compatible inputs and outputs; tristate I/O
- Refresh Interval: 256 cycles /4 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), Hidden
- Single power supply: 5V ± 10% (IC41C1664) 3.3V ± 10% (IC41LV1664)
- Byte Write and Byte Read operation via two CAS
- Industrail Temperature Range -40°C to 85°C

#### DESCRIPTION

The ICSI IC41C1664 and IC41LV1664 is a 65,536 x 16-bit high-performance CMOS Dynamic Random Access Memories. The IC41C1664 offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 256 random accesses within a single row with access cycle time as short as 10 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IC41C1664 ideal for use in 16-, 32-bit wide data bus systems.

These features make the IC41C1664 and IC41LV1664 ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IC41C1664 is packaged in a 40-pin 400mil SOJ and 400mil TSOP-2.


#### **KEY TIMING PARAMETERS**

Parameter	-25	-30	-35	-40	Unit	
Max. RAS Access Time (trac)	25	30	35	40	ns	
Max. CAS Access Time (tcac)	8	9	10	11	ns	
Max. Column Address Access Time (taa)	12	16	18	20	ns	
Min. EDO Page Mode Cycle Time (tpc)	15	20	23	25	ns	
Min. Read/Write Cycle Time (trc)	43	55	65	75	ns	

# PIN CONFIGURATIONS 40-Pin TSOP-2

#### 40 GND 39 🔟 I/O15 1/00 🔲 2 I/O1 📗 38 | I/O14 37 | I/O13 3 I/O2 📗 36 1/012 I/O3 🔲 5 35 TI GND VCC III 6 1/04 🔲 7 34 1/011 I/O5 II 8 33 1/010 I/O6 🔲 9 32 1/09 I/O7 II 10 31 1/08 30 NC NC [ 11 29 LCAS NC [ 12 28 UCAS RAS [ 14 NC [ 15 25 A7 A0 [ 16 24 🔲 A6 A1 📗 17 23 A5 A2 🔲 18 A3 🔲 19 22 A4 VCC $\blacksquare$ 20 21 GND

#### 40-Pin SOJ




#### PIN DESCRIPTIONS

A0-A7	Address Inputs
I/O0-15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection



# **FUNCTIONAL BLOCK DIAGRAM**





# **TRUTH TABLE**

Function		RAS	LCAS	UCAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Н	Χ	Χ	Χ	High-Z
Read: Word		L	L	L	Н	L	ROW/COL	Dout
Read: Lower Byte		L	L	Н	Н	L	ROW/COL	Lower Byte, Dout Upper Byte, High-Z
Read: Upper Byte		L	Н	L	Н	L	ROW/COL	Lower Byte, High-Z Upper Byte, Dout
Write: Word (Early Write)		L	L	L	L	Χ	ROW/COL	DIN
Write: Lower Byte (Early V	Vrite)	L	L	Н	L	Χ	ROW/COL	Lower Byte, DIN Upper Byte, High-Z
Write: Upper Byte (Early V	Vrite)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z Upper Byte, DIN
Read-Write <sup>(1,2)</sup>		L	L	L	H→L	L→H	ROW/COL	Dout, Din
EDO Page-Mode Read <sup>(2)</sup>	1st Cycle:	L	$H{ ightarrow} L$	$H{ ightarrow} L$	Н	L	ROW/COL	Dout
	2nd Cycle:	L	$H{ ightarrow} L$	$H{ ightarrow} L$	Н	L	NA/COL	Dout
	Any Cycle:	L	L→H	L→H	Н	L	NA/NA	Dout
EDO Page-Mode Write <sup>(1)</sup>	1st Cycle:	L	$H{ ightarrow} L$	$H{ ightarrow} L$	L	X	ROW/COL	DIN
	2nd Cycle:	L	$H{ ightarrow} L$	$H{ ightarrow} L$	L	X	NA/COL	DIN
EDO Page-Mode	1st Cycle:	L	H→L	H→L	H→L	L→H	ROW/COL	Dout, Din
Read-Write(1,2)	2nd Cycle:	L	$H{ ightarrow} L$	$H \rightarrow L$	$H \rightarrow L$	L→H	NA/COL	Dout, DIN
Hidden Refresh <sup>(2)</sup>	Read L	.→H→L	L		HC	L	ROW/COL	Dout
	Write L	.→H→L	4	L	E	X	ROW/COL	Dout
RAS-Only Refresh			Н	Н	Х	Χ	ROW/NA	High-Z
CBR Refresh <sup>(3)</sup>		H→L	L	L	Χ	Χ	Χ	High-Z

These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
 These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
 At least one of the two CAS signals must be active (LCAS or UCAS).



### **Functional Description**

The IC41C1664 and IC41LV1664 is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits. These are entered 8 bits (A0-A7) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS).

The IC41C1664 and IC41LV1664 has two CAS controls, LCAS and UCAS. The LCAS and UCAS inputs internally generates a CAS signal functioning in an identical manner to the single CAS input on the other 64K x 16 DRAMs. The key difference is that each CAS controls its corresponding I/O tristate logic (in conjunction with OE and WE and RAS). LCAS controls I/O0 through I/O7 and UCAS controls I/O8 through I/O15.

The IC41C1664 and IC41LV1664 CAS function is determined by the first CAS (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the IC41C1664 both BYTE READ and BYTE WRITE cycle capabilities.

# **Memory Cycle**

A memory cycle is initiated by <u>bring RAS LOW</u> and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trp, tcp has elapsed.

#### Read Cycle

A read cycle is initiated by the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$ , whichever occurs last, while holding WE HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, tar, tcac and toe are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

#### Write Cycle

A write cycle is initiated by the falling edge of  $\overline{CAS}$  and  $\overline{WE}$ , whichever occurs last. The input data must be valid at or before the falling edge of  $\overline{CAS}$  or  $\overline{WE}$ , whichever occurs first.

# **Refresh Cycle**

To retain data, 256 refresh cycles are required in each 4 ms period. There are two ways to refresh the memory.

- By clocking each of the 256 row addresses (A0 through A7) with RAS at least once every 4 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 8-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

# **Extended Data Out Page Mode**

EDO page mode operation permits all 256 columns within a selected row to be randomly accessed at a high data rate.

In EDO page mode read cycle, the data-out is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, the valid data output time in EDO page mode is extended compared with the fast page mode. In the fast page mode, the valid data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in EDO page mode, the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

In EDO page mode, due to the extended data function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same.

The EDO page mode allows both read and write operations during one RAS cycle, but the performance is equivalent to that of the fast page mode in that case.

#### Power-On

After application of the Vcc supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that RAS track with Vcc or be held at a valid VIH to avoid current surges.



# **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameters		Rating	Unit
VT	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	-0.5 to $+4.6$	
Vcc	Supply Voltage	5V	-1.0 to +7.0	V
		3.3V	-0.5 to $+4.6$	
Іоит	Output Current		50	mA
Po	Power Dissipation		1	W
TA	Commercial Operation Temperature		0 to +70	°C
	Industrial Operationg Temperature		-40 to +85	°C
Tstg	Storage Temperature		-55 to +125	°C

#### Note:

# RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min	Тур.	Max.	Unit
Vcc	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
VIH	Input High Voltage	5V	2.4	_	Vcc + 1.0	V
		3.3V	2.0	_	Vcc + 0.3	
VIL	Input Low Voltage	5V	-1.0	_	0.8	V
		3.3V	-0.3	_	8.0	
TA	Commercial Ambient Temperature		0	_	70	°C
	Industrial Ambient Temperature		-40	_	85	°C

### CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A8	5	pF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O15	7	pF

#### Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25$ °C, f = 1 MHz.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



#### **ELECTRICAL CHARACTERISTICS**(1)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
Iı∟	Input Leakage Current	Any input 0V < VIN < Vcc Other inputs not under test = 0V		-10	10	μA
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V < Vout < Vcc		-10	10	μA
Vон	Output High Voltage Level	Iон = −5 mA		2.4	_	V
Vol	Output Low Voltage Level	IoL = +4.2 mA		_	0.4	V
Icc1	Standby Current: TTL	RAS, LCAS, UCAS > VIH Commerical Commerical	5V 3.3V	_	2 1	mA
lcc2	Standby Current: CMOS	RAS, LCAS, UCAS > Vcc - 0.2V	5V 3.3V	_	1 0.5	mA
Icc3	Operating Current: Random Read/Write <sup>(2,3,4)</sup> Average Power Supply Current	RAS, LCAS, UCAS, Address Cycling, trc = trc (min.)	-25 30 35 40	_ _ _	170 150 130 120	mA
Icc4	Operating Current: EDO Page Mode <sup>(2,3,4)</sup> Average Power Supply Current	RAS = VIL, LCAS, UCAS, Cycling tpc = tpc (min.)	-25 30 35 40	_ _ _	170 150 130 120	mA
Icc5	Refresh Current: RAS-Only <sup>(2,3)</sup> Average Power Supply Current	RAS Cycling, LCAS, UCAS > VIH trc = trc (min.)	-25 30 35 40	_ _ _ _	170 150 130 120	mA
lcc6	Refresh Current: CBR <sup>(2,3,5)</sup> Average Power Supply Current	RAS, LCAS, UCAS Cycling trc = trc (min.)	-25 30 35 40	_ _ _ _	170 150 130 120	mA

#### Notes:

An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
 Dependent on cycle rates.

<sup>3.</sup> Specified values are obtained with minimum cycle time and the output open.

<sup>4.</sup> Column-address is changed once each EDO page cycle.

<sup>5.</sup> Enables on-chip refresh and address counters.



# AC CHARACTERISTICS(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			25	3	30	3	35		<del>1</del> 0	
Symbol	Parameter		Max.		Max.		Max.		Max.	Units
trc	Random READ or WRITE Cycle Time	43	_	55	_	65	_	75	_	ns
<b>t</b> RAC	Access Time from RAS(6, 7)	_	25	_	30	_	35	_	40	ns
tcac	Access Time from CAS(6, 8, 15)	_	8	_	9		10	_	11	ns
<b>t</b> AA	Access Time from Column-Address <sup>(6)</sup>	_	12	_	16	_	18	_	20	ns
tras	RAS Pulse Width	25	10K	30	10K	35	10K	40	10K	ns
<b>t</b> RP	RAS Precharge Time	15	_	20		23	_	25	_	ns
tcas	CAS Pulse Width <sup>(26)</sup>	4	10K	9	10K	10	10K	11	10K	ns
tcp	CAS Precharge Time(9, 25)	4	_	5	_	6	_	7	_	ns
tcsH	CAS Hold Time (21)	25	_	30	_	35	_	40	_	ns
trcd	RAS to CAS Delay Time(10, 20)	10	17	10	21	10	25	10	29	ns
tasr	Row-Address Setup Time	0	_	0	_	0	_	0	_	ns
<b>t</b> RAH	Row-Address Hold Time	5	_	5	_	<b>4</b> 5	_	5	_	ns
tasc	Column-Address Setup Time(20)	0	_	0	4-16	0	_	0	_	ns
<b>t</b> CAH	Column-Address Hold Time(20)	5	_	5	30	5	_	5	_	ns
tar	Column-Address Hold Time (referenced to RAS)	22	飞	26	W.	30	_	34	_	ns
<b>t</b> RAD	RAS to Column-Address Delay Time(11)	8	13	8	14	8	17	8	20	ns
<b>t</b> RAL	Column-Address to RAS Lead Time	12	_ 1	16	_	18		20		ns
trpc	RAS to CAS Precharge Time	10	_	10	_	10		10	_	ns
trsh	RAS Hold Time(27)	8	_	9		10		11	_	ns
tclz	CAS to Output in Low-Z <sup>(15, 29)</sup>	3		3	_	3		3		ns
tcrp	CAS to RAS Precharge Time(21)	5	_	5	_	5		5	_	ns
top	Output Disable Time(19, 28, 29)		6		8		8		8	ns
toe	Output Enable Time(15,16)		8		9		10		11	ns
toehc	OE HIGH Hold Time from CAS HIGH	10	_	10	_	10		10		ns
toep	OE HIGH Pulse Width	10		10		10		10		ns
toes	OE LOW to CAS HIGH Setup Time	5		5	_	5		5		ns
trcs	Read Command Setup Time(17, 20)	0	_	0	_	0		0	_	ns
trrh	Read Command Hold Time (referenced to RAS) <sup>(12)</sup>	0	_	0	_	0	_	0	_	ns
trch	Read Command Hold Time (referenced to CAS)(12, 17, 21)	0	_	0	_	0	_	0	_	ns
twch	Write Command Hold Time(17, 27)	5	_	5	_	5	_	5	_	ns
twcr	Write Command Hold Time (referenced to RAS)(17)	22	_	26	_	30	_	34	_	ns
twp	Write Command Pulse Width(17)	5		5		5		5		ns
twpz	WE Pulse Widths to Disable Outputs	10		10		10		10		ns
trwl	Write Command to RAS Lead Time(17)	7		8		9		10		ns
tcwL	Write Command to CAS Lead Time(17, 21)	5		6		7		8		ns
twcs	Write Command Setup Time(14, 17, 20)	0		0		0		0		ns
tohr	Data-in Hold Time (referenced to RAS)	22		26		30		34		ns



# AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

		-2	25	3	30	3	35	4	10	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
tach	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	15	_	15	_	15	_	ns
<b>t</b> OEH	OE Hold Time from WE during READ-MODIFY-WRITE cycle(18)	4	_	4	_	4	_	4	_	ns
tos	Data-In Setup Time(15, 22)	0	_	0	_	0	_	0	_	ns
ton	Data-In Hold Time(15, 22)	5	_	5	_	5	_	5	_	ns
trwc	READ-MODIFY-WRITE Cycle Time	65	_	85	_	95	_	105	_	ns
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)	34	_	46	_	51	_	56	_	ns
tcwd	CAS to WE Delay Time(14, 20)	17	_	25	_	26	_	27	_	ns
tawd	Column-Address to WE Delay Time(14)	21	_	32	_	34	_	36	_	ns
<b>t</b> PC	EDO Page Mode READ or WRITE Cycle Time <sup>(24)</sup>	15	_	20	五九	23	_	25	_	ns
<b>t</b> RASP	RAS Pulse Width in EDO Page Mode	25	10K	30	10K	<b>35</b>	10K	40	10K	ns
<b>t</b> CPA	Access Time from CAS Precharge(15)	_	14	792	18	_	20	_	22	ns
<b>t</b> PRWC	EDO Page Mode READ-WRITE  Cycle Time <sup>(24)</sup>	37	<b>1</b>	42	10.0	49	_	52	_	ns
tсон	Data Output Hold after CAS LOW	5	-	5	_	5	_	5	_	ns
toff	Output Buffer Turn-Off Delay from CAS or RAS <sup>(13,15,19,29)</sup>	3	15	3	15	3	15	3	15	ns
twnz	Output Disable Delay from WE	3	15	3	15	3	15	3	15	ns
tclch	Last CAS going LOW to First CAS returning HIGH <sup>(23)</sup>	4	_	9	_	10	_	11	_	ns
tcsr	CAS Setup Time (CBR REFRESH)(30, 20)	5	_	10	_	10	_	10	_	ns
tchr	CAS Hold Time (CBR REFRESH)(30, 21)	7	_	10	_	10	_	10	_	ns
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	0	_	0	_	0	_	ns
tref	Refresh Period (256 Cycles)	_	4	_	4		4		4	ms
tτ	Transition Time (Rise or Fall)(2,3)	1	50	1	50	1	50	1	50	ns

#### **AC TEST CONDITIONS**

Output load: Two TTL Loads and 50 pF ( $Vcc = 5.0V \pm 10\%$ )

One TTL Load and 50 pF ( $Vcc = 3.3V \pm 10\%$ )

Input timing reference levels:  $V_{IH} = 2.4V$ ,  $V_{IL} = 0.8V$  ( $V_{CC} = 5.0V \pm 10\%$ );

 $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$  ( $V_{CC} = 3.3V \pm 10\%$ )

Output timing reference levels: VOH = 2.0V, VOL = 0.8V ( $VCC = 5V \pm 10\%$ ,  $3.3V \pm 10\%$ )




#### Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- 2. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. If  $\overline{CAS}$  and  $\overline{RAS} = V_{IH}$ , data output is High-Z.
- 5. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that  $trcd \ge trcd$  (MAX).
- 9. If  $\overline{\text{CAS}}$  is LOW at the falling edge of  $\overline{\text{RAS}}$ , data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer,  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trcd (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwb ≥ trwb (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to Vih) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH before  $\overline{CAS}$  goes HIGH, I/O goes open. If  $\overline{OE}$  is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as WE going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. The first  $\chi \overline{CAS}$  edge to transition LOW.
- 21. The last  $\chi \overline{CAS}$  edge to transition HIGH.
- 22. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in EARLY WRITE cycles and  $\overline{\text{WE}}$  leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling  $\chi \overline{CAS}$  edge to first rising  $\chi \overline{CAS}$  edge.
- 24. Last rising  $\chi \overline{\text{CAS}}$  edge to next cycle's last rising  $\chi \overline{\text{CAS}}$  edge.
- 25. Last rising  $\chi \overline{\text{CAS}}$  edge to first falling  $\chi \overline{\text{CAS}}$  edge.
- 26. Each  $\chi \overline{CAS}$  must meet minimum pulse width.
- 27. Last  $\chi \overline{\text{CAS}}$  to go LOW.
- 28. I/Os controlled, regardless  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.



# **READ CYCLE**




#### Note:

1. toff is referenced from rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.




# **EARLY WRITE CYCLE** (OE = DON'T CARE)






# READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)





# **EDO-PAGE-MODE READ CYCLE**




#### Note:

1. tPC can be measured from falling edge of  $\overline{CAS}$  to falling edge of  $\overline{CAS}$ , or from rising edge of  $\overline{CAS}$  to rising edge of  $\overline{CAS}$ . Both measurements must meet the tPC specifications.




# **EDO-PAGE-MODE EARLY-WRITE CYCLE**





# EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles)




#### Note:

<sup>1.</sup> tec is for LATE write cycles only. tec can be measured from falling edge of  $\overline{CAS}$  to falling edge of  $\overline{CAS}$ , or from rising edge of  $\overline{CAS}$ . Both measurements must meet the tec specifications.




# EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Psuedo READ-MODIFY WRITE)






# **AC WAVEFORMS**

# READ CYCLE (With WE-Controlled Disable)





# RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)





# **CBR REFRESH CYCLE** (Addresses; WE, OE = DON'T CARE)





- 1. A Hidden Refresh may also be perfor<u>med after a Write Cycle</u>. In this case,  $\overline{WE}$  = LOW and  $\overline{OE}$  = HIGH.
- 2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.



# ORDERING INFORMATION IC41C1664

Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
25	IC41C1664-25K IC41C1664-25T	400mil SOJ 400mil TSOP-2
30	IC41C1664-30K IS41C1664-30T	400mil SOJ 400mil TSOP-2
35	IC41C1664-35K IC41C1664-35T	400mil SOJ 400mil TSOP-2
40	IC41C1664-40K IC41C1664-40T	400mil SOJ 400mil TSOP-2

# ORDERING INFORMATION: IC41LV1664

Commercial Range: 0°C to 70°C

Speed (n	s) Order Part No.	Package
30	IC41LV1664-30K	400mil SOJ
	IC41LV1664-30T	400mil TSOP-2
35	IC41LV1664-35K	400mil SOJ
	IC41LV1664-35T	400mil TSOP-2
40	IC41LV1664-40K	400mil SOJ
	IC41LV1664-40T	400mil TSOP-2

# Industrial Range: -40°C to 85°C

Order Part No.	Package
IC41C1664-25KI	400mil SOJ
IC41C1664-25TI	400mil TSOP-2
IC41C1664-30KI	400mil SOJ
IC41C1664-30TI	400mil TSOP-2
IC41C1664-35KI	400mil SOJ
IC41C1664-35TI	400mil TSOP-2
IC41C1664-40KI	400mil SOJ
IC41C1664-40TI	400mil TSOP-2
	IC41C1664-25KI IC41C1664-25TI IC41C1664-30KI IC41C1664-30TI IC41C1664-35KI IC41C1664-35TI IC41C1664-40KI

# Industrial Range: -40°C to 85°C

Speed (ns	) Order Part No.	Package
30	IC41LV1664-30K IC41LV1664-30T	400mil SOJ 400mil TSOP-2
35	IC41LV1664-35KI IC41LV1664-35TI	400mil SOJ 400mil TSOP-2
40	IC41LV1664-40KI IC41LV1664-40TI	400mil SOJ 400mil TSOP-2







# Integrated Circuit Solution Inc.

**HEADQUARTER:** 

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333

Fax: 886-3-5783000

**BRANCH OFFICE:** 

7F, NO. 106, SEC. 1, HSIN-TAI 5<sup>TH</sup> ROAD,

HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

http://www.icsi.com.tw