

## DDR Phase Lock Loop Clock Driver

### Recommended Application:

DDR Clock Driver

### Product Description/Features:

- Low skew, low jitter PLL clock driver
- External feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- With bypass mode mux
- Operating frequency 60 to 170 MHz

### Switching Characteristics:


- CYCLE - CYCLE jitter: <75ps
- OUTPUT - OUTPUT skew: <60ps
- Output Rise and Fall Time: 650ps - 950ps

### Pin Configuration

GND	1	ICS93V855	28	DDRC4
DDRC0	2		27	DDRT4
DDRT0	3		26	VDD2.5
VDD2.5	4		25	GND
CLK_INT	5		24	FB_OUTC
CLK_INC	6		23	FB_OUTT
AVDD2.5	7		22	VDD2.5
AGND	8		21	FB_INT
GND	9		20	FB_INC
DDRC1	10		19	GND
DDRT1	11		18	VDD2.5
VDD2.5	12		17	DDRT3
DDRT2	13		16	DDRC3
DDRC2	14		15	GND

28-Pin 4.4mm TSSOP

### Block Diagram



### Functionality

AVDD	INPUTS		OUTPUTS				PLL State
	CLK_INT	CLK_INC	DDRT	DDRC	FB_OUTT	FB_OUTC	
GND	L	H	L	H	L	H	Bypassed/Off
GND	H	L	H	L	H	L	Bypassed/Off
2.5V (nom)	L	H	L	H	L	H	On
2.5V (nom)	H	L	H	L	H	L	On
2.5V (nom)	<20 MHz	<20 MHz	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Off



## Pin Descriptions

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
1	GND	PWR	Ground pin.
2	DDRC0	OUT	"Complimentary" Clock of differential pair output.
3	DDRT0	OUT	"True" Clock of differential pair output.
4	VDD2.5	PWR	Power supply, nominal 2.5V
5	CLK_INT	IN	"True" reference clock input.
6	CLK_INC	IN	"Complimentary" reference clock input.
7	AVDD2.5	PWR	2.5V Analog Power pin for Core PLL
8	AGND	PWR	Analog Ground pin for Core PLL
9	GND	PWR	Ground pin.
10	DDRC1	OUT	"Complimentary" Clock of differential pair output.
11	DDRT1	OUT	"True" Clock of differential pair output.
12	VDD2.5	PWR	Power supply, nominal 2.5V
13	DDRT2	OUT	"True" Clock of differential pair output.
14	DDRC2	OUT	"Complimentary" Clock of differential pair output.
15	GND	PWR	Ground pin.
16	DDRC3	OUT	"Complimentary" Clock of differential pair output.
17	DDRT3	OUT	"True" Clock of differential pair output.
18	VDD2.5	PWR	Power supply, nominal 2.5V
19	GND	PWR	Ground pin.
20	FB_INC	IN	Complement single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error.
21	FB_INT	IN	True single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error.
22	VDD2.5	PWR	Power supply, nominal 2.5V
23	FB_OUTT	OUT	True single-ended feedback output, dedicated external feedback. It switches at the same frequency as other DDR outputs, This output must be connect to FB_INT.
24	FB_OUTC	OUT	Complement single-ended feedback output, dedicated external feedback. It switches at the same frequency as other DDR outputs, This output must be connect to FB_INC.
25	GND	PWR	Ground pin.
26	VDD2.5	PWR	Power supply, nominal 2.5V
27	DDRT4	OUT	"True" Clock of differential pair output.
28	DDRC4	OUT	"Complimentary" Clock of differential pair output.



## Absolute Maximum Ratings

Supply Voltage: (VDD & AVDD) . . . . . -0.5V to 3.6V  
 (VDDI) . . . . . -0.5V to 4.6V  
 Logic Inputs: VI . . . . .  $V_{SS} - 0.5\text{ V}$  to  $V_{DD} + 0.5\text{ V}$   
 Logic Outputs: VO . . . . .  $V_{SS} - 0.5\text{ V}$  to  $V_{DD} + 0.5\text{ V}$   
 Input clamp current: I<sub>IK</sub> ( $V_I < 0$  or  $V_I > V_{DD}$ ) +/- 50mA  
 Output clamp current: I<sub>OK</sub> ( $V_O < 0$  or  $V_O > V_{DD}$ ) +/- 50mA  
 Continuous output current: IO ( $V_O = 0$  to  $V_{DD}$ ) +/- 50mA  
 Storage Temperature . . . . . -65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

TA = 0°C to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Current	I <sub>IH</sub>	$V_I = V_{DD}$ or GND	5			μA
Input Low Current	I <sub>IL</sub>	$V_I = V_{DD}$ or GND			5	μA
Operating Supply Current	I <sub>DD2.5</sub>	$C_L = 0\text{ pf}$ , $R_L = 120\text{ ohms}$			250	mA
	I <sub>DDPD</sub>	$C_L = 0\text{ pf}$ , $R_L = 120\text{ ohms}$			100	μA
Output High Current	I <sub>OH</sub>	$V_{DD} = 2.3\text{V}$ , $V_{OUT} = 1\text{V}$	-18			mA
Output Low Current	I <sub>OL</sub>	$V_{DD} = 2.3\text{V}$ , $V_{OUT} = 1.2\text{V}$	26			mA
High Impedance Output Current	I <sub>OZ</sub>	$V_{DD} = 2.7\text{V}$ , $V_{out} = V_{DD}$ or GND			±10	μA
Input Clamp Voltage	V <sub>IK</sub>	I <sub>in</sub> = -18mA			-1.2	V
High-level output voltage	V <sub>OH</sub>	$V_{DD} = \text{min to max}$ , I <sub>OH</sub> = -1 mA	$V_{DD} - 0.1$			V
		$V_{DD} = 2.3\text{V}$ , I <sub>OH</sub> = -12 mA	1.7			V
Low-level output voltage	V <sub>OL</sub>	$V_{DD} = \text{min to max}$ I <sub>OL</sub> = 1 mA			0.1	
		$V_{DD} = 2.3\text{V}$ I <sub>OH</sub> = 12 mA			0.6	V
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	$V_I = V_{DD}$ or GND		3		pF
Output Capacitance <sup>1</sup>	C <sub>OUT</sub>	$V_I = V_{DD}$ or GND		3		pF

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.



### DC Electrical Characteristics

TA = 0°C to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V <sub>DDQ</sub> , A <sub>VDD</sub>		2.3	2.5	2.7	V
Low level input voltage	V <sub>IL</sub>	CLK_INT, CLK_INC, FB_INC, FB_INT		0.4	V <sub>DD</sub> /2 - 0.18	V
High level input voltage	V <sub>IH</sub>	CLK_INT, CLK_INC, FB_INC, FB_INT	V <sub>DD</sub> /2 + 0.18	2.1		V
DC input signal voltage (note 1,2)	V <sub>IN</sub>		-0.3		V <sub>DD</sub> + 0.3	V
Differential input signal voltage (note 3)	V <sub>ID</sub>	CLK_INT, CLK_INC, FB_INC, FB_INT	0.36		V <sub>DD</sub> + 0.6	V
Differential output voltage (note 3)	V <sub>OD</sub>	CLK_INT, CLK_INC, FB_INC, FB_INT	0.7		V <sub>DD</sub> + 0.6	V
Output differential cross-voltage (note 4)	V <sub>OX</sub>		V <sub>DD</sub> /2 - 0.15		V <sub>DD</sub> /2 + 0.15	V
Input differential cross-voltage (note 4)	V <sub>IX</sub>		V <sub>DD</sub> /2 - 0.2	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.2	V
Operating free-air temperature	T <sub>A</sub>		0		85	°C

#### Notes:

- 1 Unused inputs must be held high or low to prevent them from floating.
- 2 DC input signal voltage specifies the allowable DC excursion of differential input.
- 3 Differential input signal voltage specifies the differential voltage [VTR-VCP] required for switching, where VTR is the true input level and VCP is the complementary input level.
- 4 Differential cross-point voltage is expected to track variations of VDD and is the voltage at which the differential signal must be crossing.



### Switching Characteristics

T<sub>A</sub> = 0°C to +85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Max clock frequency <sup>3</sup>	freq <sub>op</sub>		33		233	MHz
Application Frequency Range <sup>3</sup>	freq <sub>App</sub>		60		170	MHz
Input clock duty cycle	d <sub>fin</sub>		40		60	%
Input clock slew rate	t <sub>sl(l)</sub>		1		2	v/ns
CLK stabilization	T <sub>STAB</sub>				100	μs
Low-to high level propagation delay time	t <sub>PLH</sub> <sup>1</sup>	CLK_IN to any output		5.5		ns
High-to low level propagation delay time	t <sub>PHL</sub> <sup>1</sup>	CLK_IN to any output		5.5		ns
Output enable time	t <sub>en</sub>	PD# to any output		5		ns
Output disable time	t <sub>dis</sub>	PD# to any output		5		ns
Period jitter	t <sub>jit(per)</sub>	Over the application frequency range	-75		75	ps
Half-period jitter	t <sub>jit(hper)</sub>		-100		100	ps
Output clock slew rate	t <sub>sl(o)</sub>		1		2	v/ns
Cycle to Cycle Jitter	t <sub>cyc</sub> -t <sub>cyc</sub>		-75		75	ps
Phase error <sup>4</sup>	t <sub>(phase error)</sub>		-50		50	ps
Output to Output Skew	t <sub>skew</sub>				40	60
Rise Time, Fall Time	t <sub>r</sub> , t <sub>f</sub>	Load = 120Ω/16pF	650	800	950	ps

**Notes:**

1. Refers to transition on noninverting output in PLL bypass mode.
2. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle=twH/tc, were the cycle (tc) decreases as the frequency goes up.
3. Switching characteristics are guaranteed for application frequency range. The PLL Locks over the Max Clock Frequency range, but the device doe not necessarily meet other timing parameters.
4. Does not include jitter.



### Parameter Measurement Information




Figure 1. IBIS Model Output Load




Figure 2. Output Load Test Circuit




Figure 3. Cycle-to-Cycle Jitter



Parameter Measurement Information




Figure 4. Static Phase Offset




Figure 5. Output Skew




Figure 6. Period Jitter



Parameter Measurement Information





Figure 7. Half-Period Jitter



Figure 8. Input and Output Slew Rates





4.40 mm. Body, 0.65 mm. Pitch TSSOP  
(173 mil) (25.6 mil)

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.19	0.30	.007	.012
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	6.40 BASIC		0.252 BASIC	
E1	4.30	4.50	.169	.177
e	0.65 BASIC		0.0256 BASIC	
L	0.45	0.75	.018	.030
N	SEE VARIATIONS		SEE VARIATIONS	
a	0°	8°	0°	8°
aaa	--	0.10	--	.004

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
28	9.60	9.80	.378	.386

Reference Doc.: JEDEC Publication 95, MO-153

4.40 mm. Body, 0.65 mm. pitch TSSOP  
(173 mil) (0.0256 Inch)

10-0035

### Ordering Information

ICS93V855yGT

Example:

ICS XXXXXX y G T

