IA8237

Programmable DMA Controller

FEATURES

- Form, Fit, and Function Compatible with the Intel^a 8237A and Harris^a
- Packaging options available: 40 Pin Plastic Dip or 44 Pin Plastic Leaded **Chip Carrier**
- Static Read/Write or Handshaking Modes
- **Direct Bit Set/Reset Capability**
- **Memory-to-Memory Transfers**

The IA8237 uses **innovASIC**'s innovative new f^3 Program to provide industry with parts that other vendors have declared obsolete. By specifying parts through this program a customer is assured of never having a component become obsolete again. This advanced information sheet assumes the original part has been designed in, and so provides a summary of capabilities only. For new designs contact **innovASIC** for more detailed information.

Package Pinout

Intel is a registered trademark of Intel Corporation Harris is a copyright trademark of Harris Corporation

IOR n ←

DREQ2 -

DREQ1

DREQ0

VSS

(17)

(18)

(19)

(20)

MEMR_n (40) ► A7 IA8237 z Ö ΜO IOW_n (2) → A6 (39)IOR 40 Pin DIP A7 A6 A5 MEMR n (3) (38)► A5 (4) MEMW_n ◀ (37)9 (5) (3) (2) (41) N. C (5) Ξ 44 (43) (42) ←→ EOP_n (36)READY N. C. (7) (39) **→** A3 → A3 (35)N. C. (8) HLDA (7) (38) **←** A2 (34)**←** A2 HLDA (9) (37) **←→** A1 (8)**ADSTB** (33)→ A1 IA8237 ADSTB ← (36) **→** A0 (10) AEN (9)(32)→ A0 44 Pin LCC AFN **←** (11)HRQ (10)- VCC (35) ← VCC (31)CS n (11)→ DB0 HRQ ← (12)(34) → DB0 (30)CLK (12)**←→** DB1 CS_n -(13)(33) ← → DB1 (29) CLK → (32) ← DB2 RESET -→ DB2 (14)(13)(28)RESET → (31) → DB3 DACK2 -(14)→ DB3 (15)(27)DACK3 ◆ DACK2 **←** (16)(30) ←→ DB4 (15) → DB4 (26)N. C. DREQ3 -→ DACK0 (29) N. C. (16) (25)

(20) (21) (22) (23) (24) (25) (26) (27) (28)

→ DACK1

←→ DB5

→ DB6

→ DB7

(24)

(23)

(22)

(21)


IA8237

Programmable DMA Controller

The IA8237 is a programmable direct memory access (DMA) mega-function designed to be functionally equivalent to the Intel 8237A and Harris 82C37A devices. The A8237 controls data transfers between memory and peripherals, memory-to-memory transfers, and block memory initialization. Four independently programmable channels are available, and requests may be generated via hardware or software.

A block diagram is shown in Figure 1.

Functional Block Diagram Figure 1



Advanced Information Sheet

IA8237 Programmable DMA Controller


Qualification Levels

Table 1

Part Number	Environmental/ Qual Level
IA8237-PDW40C	Commercial
IA8237-PLC44C	Commercial
IA8237-PDW40I	Industrial
IA8237-PLC44I	Industrial

The following diagram depicts the **innovASIC** Product Identification Number.

IAXXXXX-PPPPNNNT/SP



IA8237 Programmable DMA Controller

Package Designator Table

Package Type	innovASIC
	Designator
Ceramic side brazed Dual In-line	CDB
Cerdip with window	CDW
Ceramic leaded chip carrier	CLC
Cerdip without window	CD
Ceramic leadless chip carrier	CLL
PLCC	PLC
Plastic DIP standard (300 mil)	PD
Plastic DIP standard (600 mil)	PDW
Plastic metric quad flat pack	PQF
Plastic thin quad flat pack	PTQ
Skinny Cerdip	CDS
Small outline plastic gull-wing(150 mil body)	PSO
Small outline medium plastic gull-wing (207 mil body)	PSM
Small outline narrow plastic gull wing (150 mil body)	PSN
Small outline wide plastic gull wing (300 mil body)	PSW
Skinny Plastic Dip	PDS
Shrink small outline plastic (5.3mm .208 body)	PS
Thin shrink small outline plastic	PTS
Small outline large plastic gull wing (330 mil body)	PSL
Thin small outline plastic gull-wing (8 x 20mm) [TSOP]	PST
PGA	CPGA
BGA	CBGA

Contact **innov**ASIC for other package and processing options.