

Integrated Circuit Systems, Inc.

## ICS9112-17

## Low Skew Output Buffer

#### **General Description**


The **ICS9112-17** is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in PC systems operating at speeds from 25 to 133 MHz.

**ICS9112-17** is a zero delay buffer that provides synchronization between the input and output. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than +/- 350 pS, the part acts as a zero delay buffer.

The **ICS9112-17** has two banks of four outputs controlled by two address lines. Depending on the selected address line, bank B or both banks can be put in a tri-state mode. In this mode, the PLL is still running and only the output buffers are put in a high impedance mode. The test mode shuts off the PLL and connects the input directly to the output buffers (see table below for functionality).


The **ICS9112-17** comes in a sixteen pin 150 mil SOIC or 16 pin SSOP package. In the absence of REF input, will be in the power down mode. In this mode, the PLL is turned off and the output buffers are pulled low. Power down mode provides the lowest power consumption for a standby condition.

#### **Block Diagram**



#### Features

- Zero input output delay
- Frequency range 25 133 MHz (3.3V)
- High loop filter bandwidth ideal for Spread Spectrum applications.
- Less than 200 ps cycle to cycle Jitter
- Skew controlled outputs
- Skew less than 250 ps between outputs
- Available in 16 pin, 150 mil SSOP & SOIC package



16 pin SSOP & SOIC

#### **Functionality**

FS2	FS1	CLKA (1, 4)	CLKB (1, 4)	CLKOUT	Output Source	PLL Shutdown
0	0	Tristate	Tristate	Driven	PLL	Ν
0	1	Driven	Tristate	Driven	PLL	Ν
1	0	PLL Bypass Mode	PLL Bypass Mode	PLL Bypass Mode	REF	Y
1	1	Driven	Driven	Driven	PLL	Ν

ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.



### **Pin Descriptions**

PIN NUMBER	PIN NAME	ТҮРЕ	DESCRIPTION
1	REF <sup>2</sup>	IN	Input reference frequency.
2	CLKA1 <sup>3</sup>	OUT	Buffered clock output, Bank A
3	CLKA2 <sup>3</sup>	OUT	Buffered clock output, Bank A
4, 13	VDD	PWR	Power Supply (3.3V)
5, 12	GND	PWR	Ground
6	CLKB1 <sup>3</sup>	OUT	Buffered clock output. Bank B
7	CLKB2 <sup>3</sup>	OUT	Buffered clock output. Bank B
8	FS2 <sup>4</sup>	IN	Select input, bit 2
9	FS1 <sup>4</sup>	IN	Select input, bit 1
10	CLKB3 <sup>3</sup>	OUT	Buffered clock output. Bank B
11	CLKB4 <sup>3</sup>	OUT	Buffered clock output. Bank B
14	CLKA3 <sup>3</sup>	OUT	Buffered clock output, Bank A
15	CLKA4 <sup>3</sup>	OUT	Buffered clock output, Bank A
16	CLKOUT <sup>3</sup>	OUT	Buffered clock output, internal feedback on this pin

Notes:

1. Guaranteed by design and characterization. Not subject to 100% test.

2. Weak pull-down

3. Weak pull-down on all outputs

4. Weak pull-ups on these inputs





### **Absolute Maximum Ratings**

Supply Voltage	7.0 V
Logic Inputs	GND –0.5 V to $V_{DD}$ +0.5 V $$
Ambient Operating Temperature	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

#### **Electrical Characteristics - Input & Supply**

4. 4 1  $T_A = 0 - 70C$ ; Supply Voltage  $V_{DD} = 5.0 V + -10\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2.0	2.5	VDD +0.5	V
Input Low Voltage	V <sub>IL</sub>	C <sup>U</sup>	GND -0.5		0.8	V
Input High Current	I <sub>IH</sub>	$V_{IN} = V_{DD}$		0.1	100	uA
Input Low Current	I <sub>IL</sub>	$V_{IN} = 0 V;$		19	50	uA
Operating current	I <sub>DD1</sub>	$C_{L} = 0 \text{ pF; } F_{IN} @ 66M$		45	65	mA
Input frequency	$F_i^1$	$V_{DD} = 3.3 \text{ V}$ ; All Outputs Loaded	25		133	MHz
Input Capacitance	$C_{IN}^{1}$	Logic Inputs			5	pF

<sup>1</sup>Guaranteed by design, not 100% tested in production.

#### **Electrical Characteristics - Input & Supply**

 $T_A = 0$  - 70C; Supply Voltage  $V_{DD} = 3.3 \text{ V} + /-10\%$  (unless otherwise stated)

	-					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2.0	2.0	V <sub>DD</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		GND-0.3		0.8	V
Input High Current	I <sub>IH</sub>	$V_{IN} = V_{DD}$		0.1	100	uA
Input Low Current	I <sub>IL</sub>	$V_{IN} = 0 V;$		19	50	uA
Operating current	I <sub>DD1</sub>	$C_{L} = 0 \text{ pF}; F_{IN} @ 66M$		30	45	mA
Input frequency	$F_i^{1}$	V <sub>DD</sub> = 3.3 V; All Outputs Loaded	25		133	MHz
Input Capacitance	$C_{IN}^{1}$	Logic Inputs			5.0	pF

<sup>1</sup>Guarenteed by design, not 100% tested in production.

# ICS9112-17



### **Electrical Characteristics - OUTPUT**

 $T_A$  = 0 - 70C;  $V_{DD}$  =  $V_{DDL}$  = 5.0 V +/-10%;  $C_L$  = 20 - 30 pF (unless otherwise stated)

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	UNITS
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Ω
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Ω
Rise Time <sup>1</sup> T <sub>r</sub> $V_{OL} = 0.8 \text{ V}, V_{OH} = 2.0 \text{ V}$ 0.8       1.5         Fall Time <sup>1</sup> T <sub>f</sub> $V_{OH} = 2.0 \text{ V}, V_{OL} = 0.8 \text{ V}$ 1.0       1.5         PLL Lock Time <sup>1</sup> tLOCK       Stable power supply, valid clock presented on REF pin       1.0       1.0         Duty Cycle <sup>1</sup> D <sub>t</sub> $V_T = 1.4V$ ;Cl=30pF       40       50       60         Cycle to Cycle jitter <sup>1</sup> Tcyc-cyc       at 66MHz , Loaded Outputs       250       200         Absolute Jitter <sup>1</sup> Tjabs       10000 cycles; Cl=30pF       -100       60       100         Jitter; 1-Sigma <sup>1</sup> Tj1s       10000 cycles; Cl=30pF       14       30	V
Fall Time1T T f $V_{OH} = 2.0 \text{ V}, V_{OL} = 0.8 \text{ V}$ 1.01.5PLL Lock Time1tLOCKStable power supply, valid clock presented on REF pin1.01.0Duty Cycle1D 	V
PLL Lock Time1tLOCKStable power supply, valid clock presented on REF pin1.0Duty Cycle1 $D_t$ $V_T = 1.4V; Cl=30pF$ 405060Cycle to Cycle jitter1Tcyc-cycat 66MHz , Loaded Outputs250Absolute Jitter1Tjabs10000 cycles; Cl=30pF-10060100Jitter; 1-Sigma1Tj1s10000 cycles; Cl=30pF1430	ns
PLL Lock TimeILOCKREF pin1.0Duty Cycle1 $D_t$ $V_T = 1.4V;Cl=30pF$ 405060Cycle to Cycle jitter1Tcyc-cycat 66MHz , Loaded Outputs250Tcyc-cyc>66MHz , Loaded Outputs200Absolute Jitter1Tjabs10000 cycles; Cl=30pF-10060Jitter; 1-Sigma1Tj1s10000 cycles; Cl=30pF1430	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ms
Cycle to Cycle jitterTcyc-cyc>66MHz , Loaded Outputs200Absolute JitterTjabs10000 cycles; Cl=30pF-10060100Jitter; 1-Sigma <sup>1</sup> Tj1s10000 cycles; Cl=30pF1430	%
Absolute Jitter1Tjabs10000 cycles; Cl=30pF-10060100Jitter; 1-Sigma1Tj1s10000 cycles; Cl=30pF1430	ps
Jitter; 1-Sigma <sup>1</sup> Tj1s 10000 cycles; C1=30pF 14 30	ps
	ps
	ps
Skew <sup>1</sup> $T_{sk}$ $V_T = 1.4 V$ (Window) Output to Output 250	ps
Device to Device Skew <sup>1</sup> Tdsk-Tdsk Measured at VDD/2 on the CLKOUT 0 700	ps
Delay Input-Output <sup>1</sup> $D_{R1}$ $V_T = 14 V$ 0 700	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

#### **Electrical Characteristics - OUTPUT**

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} = 3.3 \text{ V} + -10\%$ ;  $C_L = 20 - 30 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R <sub>DSP</sub>	$V_{O} = V_{DD}^{*}(0.5)$	10		24	Ω
Output Impedance	R <sub>DSN</sub>	$V_{O} = V_{DD}^{*}(0.5)$	10		24	Ω
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	2.4	2.9	5.0	V
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}$		0.25	0.4	V
Rise Time <sup>1</sup>	T <sub>r</sub>	$V_{OL} = 0.8 \text{ V}, V_{OH} = 2.0 \text{ V}$		1.2	2.0	ns
Fall Time <sup>1</sup>	$T_{\rm f}$	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.8 \text{ V}$		1.2	2.0	ns
PLL Lock Time1	tLOCK	Stable power supply, valid clock presented on REF pin			1.0	ms
	D <sub>t</sub>	$V_{\rm T} = 1.4 \text{V}; \text{Cl}=30 \text{pF}$	40	50	60	%
Duty Cycle <sup>1</sup>	D <sub>t</sub>	$V_{\rm T} = V dd/2$ ; Fout <66.6MHz	45	50	55	%
Cruele to Cruele litter <sup>1</sup>	Tcyc-cyc	at 66MHz, Loaded Outputs			250	ps
Cycle to Cycle jitter <sup>1</sup>	Tcyc-cyc	>66MHz , Loaded Outputs			200	ps
Absolute Jitter <sup>1</sup>	Tjabs	10000 cycles; Cl=30pF	-100	70	100	ps
Jitter; 1-Sigma <sup>1</sup>	Tj1s	10000 cycles; Cl=30pF		14	30	ps
Skew <sup>1</sup>	T <sub>sk</sub>	V <sub>T</sub> = 1.4 V (Window) Output to Output			250	ps
Device to Device Skew <sup>1</sup>	Tdsk-Tdsk	Measured at VDD/2 on the CLKOUT pins of devices		0	700	ps
Delay Input-Output <sup>1</sup>	D <sub>R1</sub>	$V_T = 14 \text{ V}$		0	700	ps




#### **Output to Output Skew**

The skew between CLKOUT and the CLKA/B outputs is not dynamically adjusted by the PLL. Since CLKOUT is one of the inputs to the PLL, zero phase difference is maintained from REF to CLKOUT. If all outputs are equally loaded, zero phase difference will maintained from REF to all outputs.

If applications requiring zero output-output skew, all the outputs must equally loaded.

If the CLKA/B outputs are less loaded than CLKOUT, CLKA/B outputs will lead it; and if the CLKA/B is more loaded than CLKOUT, CLKA/B will lag the CLKOUT.

Since the CLKOUT and the CLKA/B outputs are identical, they all start at the same time, but different loads cause them to have different rise times and different times crossing the measurement thresholds.









### **Application Suggestion:**

**ICS9112-17** is a mixed analog/digital product. The analog portion of the PLL is very sensitive to any random noise generated by charging or discharging of internal or external capacitor on the power supply pins. This type of noise will cause excess jitter to the outputs of ICS9112-17. Below is a recommended lay out to alleviate any addition noise. For additional information on FT. layout, please refer to our AN07. The 0.1 uF capacitors should be connected as close as possible to power pins (4 & 13). An Isolated power plane with a 2.2 uF capacitor to ground will enhance the power line stability.








150	mil	SSC	)P

	Car C	50 mil SSC	)P	
SYMBOL	In Milli	meters	In Inc	hes
	COMMON D	IMENSIONS	COMMON D	IMENSIONS
	MIN	MAX	MIN	MAX
A	1.35	1.75	.053	.069
A1	0.10	0.25	.0040	.010
A2		1.50		.059
b	0.20	0.30	.008	.012
С	0.18	0.25	.007	.010
D	SEE VAF	RIATIONS	SEE VAF	RIATIONS
E	5.80	6.20	.228	.244
E1	3.80	4.00	.150	.157
е	0.65 BA	SIC	0.025 E	BASIC
L	0.40	1.27	.016	.050
N	SEE VAF	RIATIONS	SEE VAF	RIATIONS
α	0°	8°	0°	8°
ZD	SEE VAI	RIATIONS	SEE VAR	IATIONS

	VARIATI	ONS					
	N	D	mm.	ZD	(	<u>) (inch)</u>	ZD
		MIN	MAX	(Ref)	MIN	MAX	(Ref)
	14	4.80	5.00	0.55	.189	.197	.022
Ordering Information	16	4.80	5.00	0.23	.189	.197	.009
Ordering Information	18	8.55	8.75	1.80	.337	.344	.071
-	20	8.55	8.75	1.47	.337	.344	.058
ICS9112⊻F-17-T	24	8.55	8.75	0.84	.337	.344	.033
1659112 <u>y</u> F-17-1	28	9.80	10.00	0.84	.386	.394	.033
ICS XXXX y F - PPP - T Designation for Pattern Numbe Package Type F=SSOP Revision Designation for Pattern Numbe Package Type F=SSOP Device Type (co	r (2 or 3 di gnator (w	git numbe	er for par	vith dat		-	ns)

ICS, AV = Standard Device





#### 150 mil ( Narrow Body ) SOIC

SYMBOL	In Millimeters           COMMON DIMENSIONS           MIN         MAX           1.35         1.75           0.10         0.25           0.33         0.51           0.19         0.25           SEE VARIATIONS         3.80		In Inc COMMON D		
			MIN	MAX	
A			.0532	.0688	
A1			.0040	.0098	
В			.013	.020	
С			.0075	.0098	
D			SEE VARIATIONS		
E			.1497	.1574	
е	1.27 BA	SIC	0.050 B	ASIC	
Н	5.80 6.20		.2284	.2440	
h	0.25	0.50	.010	.020	
L	0.40	1.27	.016	.050	
N	SEE VAF	RIATIONS	SEE VARIATIONS		
α	0°	8°	0°	8°	

