


**Features**

- Advanced Process Technology
- Key Parameters Optimized for Class-D Audio Amplifier Applications
- Low  $R_{DS(ON)}$  for Improved Efficiency
- Low  $Q_g$  and  $Q_{sw}$  for Better THD and Improved Efficiency
- Low  $Q_{rr}$  for Better THD and Lower EMI
- 175°C Operating Junction Temperature for Ruggedness
- Repetitive Avalanche Capability for Robustness and Reliability
- Multiple Package Options

Key Parameters		
$V_{DS}$	-55	V
$R_{DS(ON)}$ typ. @ $V_{GS} = -10V$	93	mΩ
$R_{DS(ON)}$ typ. @ $V_{GS} = -4.5V$	150	mΩ
$Q_g$ typ.	31	nC
$T_J$ max	175	°C



**Description**

This Digital Audio HEXFET<sup>®</sup> is specifically designed for Class-D audio amplifier applications. This MosFET utilizes the latest processing techniques to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery and internal Gate resistance are optimized to improve key Class-D audio amplifier performance factors such as efficiency, THD and EMI. Additional features of this MosFET are 175°C operating junction temperature and repetitive avalanche capability. These features combine to make this MosFET a highly efficient, robust and reliable device for Class-D audio amplifier applications.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	-55	V
$V_{GS}$	Gate-to-Source Voltage	±20	
$I_D$ @ $T_C = 25^\circ C$	Continuous Drain Current, $V_{GS}$ @ -10V	-20	A
$I_D$ @ $T_C = 100^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V	-14	
$I_{DM}$	Pulsed Drain Current ①	-60	
$P_D$ @ $T_C = 25^\circ C$	Power Dissipation	79	W
$P_D$ @ $T_C = 100^\circ C$	Power Dissipation	39	
	Linear Derating Factor	0.53	W/°C
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-40 to + 175	°C
	Clamping Pressure ②	—	N

**Thermal Resistance**

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ③	—	1.9	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mounted) ⑤⑥	—	50	
$R_{\theta JA}$	Junction-to-Ambient (free air) ⑤	—	110	

Notes ① through ⑥ are on page 10

**Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-55	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	-52	—	mV/°C	Reference to 25°C, I <sub>D</sub> = -1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	93	105	mΩ	V <sub>GS</sub> = -10V, I <sub>D</sub> = -3.4A ③
		—	150	170		V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -2.7A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	-1.0	—	—	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate Threshold Voltage Coefficient	—	-3.7	—	mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	-2.0	μA	V <sub>DS</sub> = -55V, V <sub>GS</sub> = 0V
		—	—	-25		V <sub>DS</sub> = -55V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	-100	nA	V <sub>GS</sub> = -20V
	Gate-to-Source Reverse Leakage	—	—	100		V <sub>GS</sub> = 20V
g <sub>fs</sub>	Forward Transconductance	5.3	—	—	S	V <sub>DS</sub> = -25V, I <sub>D</sub> = -14A
Q <sub>g</sub>	Total Gate Charge	—	31	47	ns	V <sub>DS</sub> = -44V
Q <sub>gs</sub>	Gate-to-Source Charge	—	7.1	—		V <sub>GS</sub> = -10V
Q <sub>gd</sub>	Gate-to-Drain Charge	—	8.5	—		I <sub>D</sub> = -14A
Q <sub>godr</sub>	Gate Charge Overdrive	—	15	—		See Fig. 6 and 19
t <sub>d(on)</sub>	Turn-On Delay Time	—	9.5	—		V <sub>DD</sub> = -28V, V <sub>GS</sub> = -10V ③
t <sub>r</sub>	Rise Time	—	24	—	ns	I <sub>D</sub> = -14A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	21	—		R <sub>G</sub> = 2.5Ω
t <sub>f</sub>	Fall Time	—	9.5	—		
C <sub>iss</sub>	Input Capacitance	—	660	—	pF	V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	—	160	—		V <sub>DS</sub> = -50V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	72	—		f = 1.0MHz, See Fig.5
C <sub>oss</sub>	Effective Output Capacitance	—	280	—		V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to -44V
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact ④
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		

**Avalanche Characteristics**

	Parameter	Typ.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy②	—	120	mJ
I <sub>AR</sub>	Avalanche Current ⑦	See Fig. 14, 15, 17a, 17b		A
E <sub>AR</sub>	Repetitive Avalanche Energy ⑦			mJ

**Diode Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub> @ T <sub>C</sub> = 25°C	Continuous Source Current (Body Diode)	—	—	-20	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	-60		
V <sub>SD</sub>	Diode Forward Voltage	—	—	-1.2	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = -14A, V <sub>GS</sub> = 0V ③
t <sub>rr</sub>	Reverse Recovery Time	—	57	86	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = -14A
Q <sub>rr</sub>	Reverse Recovery Charge	—	120	180	nC	di/dt = 100A/μs ③






Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage  
www.irf.com






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage  
3


# IRLR/U9343 & IRLU9343-701




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current vs. Case Temperature



**Fig 10.** Threshold Voltage vs. Temperature



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12. On-Resistance Vs. Gate Voltage




Fig 13. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Typical Avalanche Current Vs. Pulsewidth




Fig 15. Maximum Avalanche Energy Vs. Temperature  
www.irf.com



**Notes on Repetitive Avalanche Curves , Figures 14, 15:  
(For further info, see AN-1005 at www.irf.com)**

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 17a, 17b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5.  $BV$  = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)


$$P_{D(ave)} = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$


$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$




**Fig 16.** Peak Diode Recovery  $dv/dt$  Test Circuit for P-Channel HEXFET® Power MOSFETs




**Fig 17a.** Unclamped Inductive Test Circuit




**Fig 18a.** Switching Time Test Circuit




**Fig 17b.** Unclamped Inductive Waveforms



**Fig 18b.** Switching Time Waveforms




**Fig 19a.** Gate Charge Test Circuit



**Fig 19b** Gate Charge Waveform

## D-Pak (TO-252AA) Package Outline


Dimensions are shown in millimeters (inches)



## D-Pak (TO-252AA) Part Marking Information


Notes: This part marking information applies to devices produced before 02/26/2001

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 9U1P



Notes: This part marking information applies to devices produced after 02/26/2001

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 1234  
ASSEMBLED ON WW 16, 1999  
IN THE ASSEMBLY LINE "A"






# IRLR/U9343 & IRLU9343-701

## I-Pak (TO-251AA) Package Outline


Dimensions are shown in millimeters (inches)



## I-Pak (TO-251AA) Part Marking Information


Notes: This part marking information applies to devices produced before 02/26/2001

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 9U1P



Notes: This part marking information applies to devices produced after 02/26/2001


EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW 19, 1999  
IN THE ASSEMBLY LINE "A"






## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



**NOTES :**

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



**NOTES :**


1. OUTLINE CONFORMS TO EIA-481.

# IRLR/U9343 & IRLU9343-701

International  
**IR** Rectifier

## I-Pak Leadform Option 701 Package Outline ©

Dimensions are shown in millimeters (inches)



### NOTES:

- 1.0 CONTROL DIMENSIONS IN INCHES
- 2.0 PARALLELISM AND ANGULARITY MAX. 0.076 (0.003)
- 3.0 LEADFORM CRITICAL DIMENSIONS DOUBLE RINGED

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 1.24\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = -14\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④ This only applies for I-Pak,  $L_S$  of D-Pak is measured between lead and center of die contact
- ⑤  $R_{\theta}$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .
- ⑥ Contact factory for mounting information
- ⑦ Limited by  $T_{jmax}$ . See Figs. 14, 15, 17a, 17b for repetitive avalanche information
- ⑧ When D-Pak mounted on 1" square PCB (FR-4 or G-10 Material) . For recommended footprint and soldering techniques refer to application note #AN-994
- ⑨ Refer to D-Pak package for Part Marking, Tape and Reel information.

Data and specifications subject to change without notice.  
This product has been designed for the Industrial market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.4/04

[www.irf.com](http://www.irf.com)